Home
last modified time | relevance | path

Searched refs:REG_A6XX_GMU_GMU2HOST_INTR_CLR (Results 1 – 3 of 3) sorted by relevance

/drivers/gpu/drm/msm/adreno/
Da6xx_gmu.xml.h329 #define REG_A6XX_GMU_GMU2HOST_INTR_CLR 0x00005191 macro
Da6xx_gmu.c65 gmu_write(gmu, REG_A6XX_GMU_GMU2HOST_INTR_CLR, status); in a6xx_hfi_irq()
335 gmu_write(gmu, REG_A6XX_GMU_GMU2HOST_INTR_CLR, 1 << ack); in a6xx_gmu_set_oob()
1005 gmu_write(gmu, REG_A6XX_GMU_GMU2HOST_INTR_CLR, ~0); in a6xx_gmu_resume()
Da6xx_hfi.c119 gmu_write(gmu, REG_A6XX_GMU_GMU2HOST_INTR_CLR, in a6xx_hfi_wait_for_ack()