Home
last modified time | relevance | path

Searched refs:REG_FIELD_PREP16 (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_cx0_phy_regs.h233 #define MPLL_TX_CLK_DIV(val) REG_FIELD_PREP16(C20_MPLLB_TX_CLK_DIV_MASK, val)
234 #define MPLL_MULTIPLIER(val) REG_FIELD_PREP16(C20_MULTIPLIER_MASK, val)
241 #define MPLLB_ANA_FREQ_VCO(val) REG_FIELD_PREP16(MPLLB_ANA_FREQ_VCO_MASK, val)
244 #define MPLL_DIV_MULTIPLIER(val) REG_FIELD_PREP16(MPLL_DIV_MULTIPLIER_MASK, val)
248 #define CAL_DAC_CODE(val) REG_FIELD_PREP16(CAL_DAC_CODE_MASK, val)
252 #define CP_INT_GS(val) REG_FIELD_PREP16(CP_INT_GS_MASK, val)
256 #define CP_PROP_GS(val) REG_FIELD_PREP16(CP_PROP_GS_MASK, val)
260 #define CP_INT(val) REG_FIELD_PREP16(CP_INT_MASK, val)
264 #define CP_PROP(val) REG_FIELD_PREP16(CP_PROP_MASK, val)
268 #define V2I(val) REG_FIELD_PREP16(V2I_MASK, val)
[all …]
/drivers/gpu/drm/i915/
Di915_reg_defs.h187 #define REG_FIELD_PREP16(__mask, __val) \ macro