Searched refs:SSPP_DMA1 (Results 1 – 20 of 20) sorted by relevance
/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_hw_top.c | 122 status->sspp[SSPP_DMA1] = (value >> 22) & 0x3; in dpu_hw_get_danger_status() 234 status->sspp[SSPP_DMA1] = (value >> 22) & 0x1; in dpu_hw_get_safe_status()
|
D | dpu_hw_ctl.c | 192 case SSPP_DMA1: in dpu_hw_ctl_update_pending_flush_sspp() 434 [SSPP_DMA1] = { { 0, 21, 18 }, { 2, 12 } },
|
D | dpu_hw_mdss.h | 115 SSPP_DMA1, enumerator
|
/drivers/gpu/drm/msm/disp/mdp5/ |
D | mdp5_cfg.c | 29 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 199 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 288 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13, 540 [SSPP_DMA0] = 10, [SSPP_DMA1] = 13,
|
D | mdp5_ctl.c | 299 case SSPP_DMA1: return MDP5_CTL_LAYER_REG_DMA1(stage); in mdp_ctl_blend_mask() 322 case SSPP_DMA1: return MDP5_CTL_LAYER_EXT_REG_DMA1_BIT3; in mdp_ctl_blend_ext_mask() 450 case SSPP_DMA1: return MDP5_CTL_FLUSH_DMA1; in mdp_ctl_flush_mask_pipe()
|
D | mdp5.xml.h | 83 SSPP_DMA1 = 8, enumerator 557 case SSPP_DMA1: return (mdp5_cfg->pipe_dma.base[1]); in __offset_PIPE()
|
D | mdp5_kms.c | 691 SSPP_DMA0, SSPP_DMA1, in hwpipe_init() enumerator
|
/drivers/gpu/drm/msm/disp/dpu1/catalog/ |
D | dpu_5_4_sm6125.h | 85 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_6_4_sm6350.h | 76 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_6_2_sc7180.h | 69 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_7_2_sc7280.h | 74 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_3_0_msm8998.h | 110 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_4_0_sdm845.h | 108 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_7_0_sm8350.h | 116 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_6_0_sm8250.h | 116 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_5_0_sm8150.h | 117 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_9_0_sm8550.h | 118 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_8_1_sm8450.h | 117 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_5_1_sc8180x.h | 116 .name = "sspp_9", .id = SSPP_DMA1,
|
D | dpu_8_0_sc8280xp.h | 116 .name = "sspp_9", .id = SSPP_DMA1,
|