Home
last modified time | relevance | path

Searched refs:TIMING_3D_FORMAT_TOP_AND_BOTTOM (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/amd/display/modules/info_packet/
Dinfo_packet.c253 case TIMING_3D_FORMAT_TOP_AND_BOTTOM: in mod_build_vsc_infopacket()
496 case TIMING_3D_FORMAT_TOP_AND_BOTTOM: in mod_build_hf_vsif_infopacket()
/drivers/gpu/drm/amd/display/dc/dcn201/
Ddcn201_optc.c94 timing->timing_3d_format != TIMING_3D_FORMAT_TOP_AND_BOTTOM && in optc201_validate_timing()
Ddcn201_hwseq.c67 TIMING_3D_FORMAT_TOP_AND_BOTTOM)) { in patch_address_for_sbs_tb_stereo()
/drivers/gpu/drm/amd/display/dc/
Ddc_hw_types.h792 TIMING_3D_FORMAT_TOP_AND_BOTTOM, enumerator
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_optc.c605 timing->timing_3d_format != TIMING_3D_FORMAT_TOP_AND_BOTTOM && in optc1_validate_timing()
Ddcn10_hw_sequencer.c1704 TIMING_3D_FORMAT_TOP_AND_BOTTOM)) { in patch_address_for_sbs_tb_stereo()
3196 timing_3d_format == TIMING_3D_FORMAT_TOP_AND_BOTTOM) in dcn10_config_stereo_parameters()
/drivers/gpu/drm/amd/display/dc/dml/calcs/
Ddcn_calcs.c1245 TIMING_3D_FORMAT_TOP_AND_BOTTOM || in dcn_validate_bandwidth()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_resource.c1930 TIMING_3D_FORMAT_TOP_AND_BOTTOM || in dcn20_validate_apply_pipe_split_flags()
Ddcn20_hwseq.c2379 TIMING_3D_FORMAT_TOP_AND_BOTTOM)) { in patch_address_for_sbs_tb_stereo()