Home
last modified time | relevance | path

Searched refs:_div_shift (Results 1 – 6 of 6) sorted by relevance

/drivers/clk/tegra/
Dclk.h643 _div_shift, _div_width, _div_frac_width, \ argument
656 .shift = _div_shift, \
686 _mux_shift, _mux_mask, _mux_flags, _div_shift, \ argument
696 _mux_flags, _div_shift, \
707 _mux_shift, _mux_width, _mux_flags, _div_shift, \ argument
712 _div_shift, _div_width, _div_frac_width, _div_flags, \
Dclk-tegra-periph.c838 #define PLL_OUT(_num, _offset, _div_shift, _div_flags, _rst_shift, _id) \ argument
843 .div_shift = _div_shift,\
/drivers/clk/mediatek/
Dclk-mtk.h163 _div_width, _div_shift) { \ argument
168 .divider_shift = _div_shift, \
/drivers/clk/
Dclk-stm32mp1.c1319 #define _STM32_DIV(_div_offset, _div_shift, _div_width,\ argument
1324 .shift = _div_shift,\
1332 #define _DIV(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1333 _STM32_DIV(_div_offset, _div_shift, _div_width,\
1336 #define _DIV_RTC(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\ argument
1337 _STM32_DIV(_div_offset, _div_shift, _div_width,\
Dclk-bm1880.c144 _div_shift, _div_width, _div_initval, _table, \ argument
152 .div_shift = _div_shift, \
/drivers/clk/meson/
Daxg-audio.c85 #define AUD_SCLK_DIV(_name, _reg, _div_shift, _div_width, \ argument
90 .shift = (_div_shift), \