Searched refs:aux_reg (Results 1 – 9 of 9) sorted by relevance
| /drivers/gpu/drm/gma500/ |
| D | psb_drv.c | 211 if (dev_priv->aux_reg) { in psb_driver_unload()
212 iounmap(dev_priv->aux_reg); in psb_driver_unload()
213 dev_priv->aux_reg = NULL; in psb_driver_unload()
277 dev_priv->aux_reg = ioremap(resource_start, in psb_driver_load()
279 if (!dev_priv->aux_reg) in psb_driver_load()
285 dev_priv->aux_reg = dev_priv->vdc_reg; in psb_driver_load()
288 dev_priv->gmbus_reg = dev_priv->aux_reg; in psb_driver_load()
|
| D | psb_drv.h | 417 uint8_t __iomem *aux_reg; /* Auxillary vdc pipe regs */ member
659 return ioread32(dev_priv->aux_reg + reg); in REGISTER_READ_AUX()
692 iowrite32((val), dev_priv->aux_reg + (reg)); in REGISTER_WRITE_AUX()
|
| D | intel_gmbus.c | 406 dev_priv->gmbus_reg = dev_priv->aux_reg; in gma_intel_setup_gmbus()
|
| /drivers/clk/tegra/ |
| D | clk-pll.c | 1630 val = pll_readl(pll->params->aux_reg, pll); in clk_plle_tegra114_enable()
1633 pll_writel(val, pll->params->aux_reg, pll); in clk_plle_tegra114_enable()
1682 val = pll_readl(pll->params->aux_reg, pll); in clk_plle_tegra114_enable()
1685 pll_writel(val, pll->params->aux_reg, pll); in clk_plle_tegra114_enable()
1688 pll_writel(val, pll->params->aux_reg, pll); in clk_plle_tegra114_enable()
1853 val_aux = pll_readl(pll->params->aux_reg, pll); in _clk_plle_tegra_init_parent()
1863 pll_writel(val_aux, pll->params->aux_reg, pll); in _clk_plle_tegra_init_parent()
2468 val = pll_readl(pll->params->aux_reg, pll); in clk_plle_tegra210_enable()
2537 val = pll_readl(pll->params->aux_reg, pll); in clk_plle_tegra210_disable()
2545 val = pll_readl(pll->params->aux_reg, pll); in clk_plle_tegra210_disable()
[all …]
|
| D | clk.h | 323 u32 aux_reg; member
|
| D | clk-tegra114.c | 563 .aux_reg = PLLE_AUX,
|
| D | clk-tegra124.c | 479 .aux_reg = PLLE_AUX,
|
| D | clk-tegra210.c | 1973 .aux_reg = PLLE_AUX,
|
| /drivers/net/ethernet/intel/ice/ |
| D | ice_ptp.c | 1514 u32 func, aux_reg, gpio_reg, irq_reg; in ice_ptp_cfg_extts() local
1528 aux_reg = GLTSYN_AUX_IN_0_INT_ENA_M; in ice_ptp_cfg_extts()
1535 aux_reg |= GLTSYN_AUX_IN_0_EVNTLVL_FALLING_EDGE; in ice_ptp_cfg_extts()
1537 aux_reg |= GLTSYN_AUX_IN_0_EVNTLVL_RISING_EDGE; in ice_ptp_cfg_extts()
1549 aux_reg = 0; in ice_ptp_cfg_extts()
1557 wr32(hw, GLTSYN_AUX_IN(chan, tmr_idx), aux_reg); in ice_ptp_cfg_extts()
|