Home
last modified time | relevance | path

Searched refs:batch_offset (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/i915/gt/
Dgen7_renderclear.c102 static u32 batch_offset(const struct batch_chunk *bc, u32 *cs) in batch_offset() function
149 u32 offset = batch_offset(state, cs); in gen7_fill_surface_state()
181 u32 offset = batch_offset(state, cs); in gen7_fill_binding_table()
201 return batch_offset(state, in gen7_fill_kernel_data()
216 u32 offset = batch_offset(state, cs); in gen7_fill_interface_descriptor()
Dintel_renderstate.c89 so->batch_offset = i915_ggtt_offset(so->vma); in render_state_setup()
126 so->aux_offset += so->batch_offset; in render_state_setup()
223 so->batch_offset, so->batch_size, in intel_renderstate_emit()
Dintel_renderstate.h39 u32 batch_offset; member
/drivers/gpu/drm/i915/
Di915_cmd_parser.h20 unsigned long batch_offset,
Di915_cmd_parser.c1442 unsigned long batch_offset, in intel_engine_cmd_parser() argument
1455 GEM_BUG_ON(!IS_ALIGNED(batch_offset, sizeof(*cmd))); in intel_engine_cmd_parser()
1457 GEM_BUG_ON(range_overflows_t(u64, batch_offset, batch_length, in intel_engine_cmd_parser()
1462 batch_offset, batch_length, in intel_engine_cmd_parser()
1475 batch_addr = gen8_canonical_addr(i915_vma_offset(batch) + batch_offset); in intel_engine_cmd_parser()