Home
last modified time | relevance | path

Searched refs:cg_spll_func_cntl_2 (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/radeon/
Drv730_dpm.c44 u32 spll_func_cntl_2 = pi->clk_regs.rv730.cg_spll_func_cntl_2; in rv730_populate_sclk_value()
201 pi->clk_regs.rv730.cg_spll_func_cntl_2 = in rv730_read_clock_registers()
285 spll_func_cntl_2 = pi->clk_regs.rv730.cg_spll_func_cntl_2; in rv730_populate_smc_acpi_state()
345 cpu_to_be32(pi->clk_regs.rv730.cg_spll_func_cntl_2); in rv730_populate_smc_initial_state()
Drv740_dpm.c125 u32 spll_func_cntl_2 = pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv740_populate_sclk_value()
293 pi->clk_regs.rv770.cg_spll_func_cntl_2 = in rv740_read_clock_registers()
326 u32 spll_func_cntl_2 = pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv740_populate_smc_acpi_state()
Drv770_dpm.h31 u32 cg_spll_func_cntl_2; member
47 u32 cg_spll_func_cntl_2; member
Dsi_dpm.h91 u32 cg_spll_func_cntl_2; member
Dni_dpm.h32 u32 cg_spll_func_cntl_2; member
Dci_dpm.h129 u32 cg_spll_func_cntl_2; member
Drv770_dpm.c494 pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv770_populate_sclk_value()
932 pi->clk_regs.rv770.cg_spll_func_cntl_2; in rv770_populate_smc_acpi_state()
1056 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_2); in rv770_populate_smc_initial_state()
1524 pi->clk_regs.rv770.cg_spll_func_cntl_2 = in rv770_read_clock_registers()
Dni_dpm.c1184 ni_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2); in ni_read_clock_registers()
1712 cpu_to_be32(ni_pi->clock_registers.cg_spll_func_cntl_2); in ni_populate_smc_initial_state()
1801 u32 spll_func_cntl_2 = ni_pi->clock_registers.cg_spll_func_cntl_2; in ni_populate_smc_acpi_state()
2006 u32 spll_func_cntl_2 = ni_pi->clock_registers.cg_spll_func_cntl_2; in ni_calculate_sclk_params()
Dcypress_dpm.c1270 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_2); in cypress_populate_smc_initial_state()
1349 pi->clk_regs.rv770.cg_spll_func_cntl_2; in cypress_populate_smc_acpi_state()
Dsi_dpm.c3553 si_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2); in si_read_clock_registers()
4381 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_2); in si_populate_smc_initial_state()
4475 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_populate_smc_acpi_state()
4771 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_calculate_sclk_params()
Dci_dpm.c1839 pi->clock_registers.cg_spll_func_cntl_2 = in ci_read_clock_registers()
2957 u32 spll_func_cntl_2 = pi->clock_registers.cg_spll_func_cntl_2; in ci_populate_smc_acpi_level()
/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.h350 u32 cg_spll_func_cntl_2; member
497 u32 cg_spll_func_cntl_2; member
513 u32 cg_spll_func_cntl_2; member
914 u32 cg_spll_func_cntl_2; member
Dsi_dpm.c4027 si_pi->clock_registers.cg_spll_func_cntl_2 = RREG32(CG_SPLL_FUNC_CNTL_2); in si_read_clock_registers()
4860 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_2); in si_populate_smc_initial_state()
4977 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_populate_smc_acpi_state()
5273 u32 spll_func_cntl_2 = si_pi->clock_registers.cg_spll_func_cntl_2; in si_calculate_sclk_params()