Home
last modified time | relevance | path

Searched refs:cg_spll_func_cntl_3 (Results 1 – 13 of 13) sorted by relevance

/drivers/gpu/drm/radeon/
Drv730_dpm.c45 u32 spll_func_cntl_3 = pi->clk_regs.rv730.cg_spll_func_cntl_3; in rv730_populate_sclk_value()
203 pi->clk_regs.rv730.cg_spll_func_cntl_3 = in rv730_read_clock_registers()
286 spll_func_cntl_3 = pi->clk_regs.rv730.cg_spll_func_cntl_3; in rv730_populate_smc_acpi_state()
347 cpu_to_be32(pi->clk_regs.rv730.cg_spll_func_cntl_3); in rv730_populate_smc_initial_state()
Drv740_dpm.c126 u32 spll_func_cntl_3 = pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv740_populate_sclk_value()
295 pi->clk_regs.rv770.cg_spll_func_cntl_3 = in rv740_read_clock_registers()
327 u32 spll_func_cntl_3 = pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv740_populate_smc_acpi_state()
Drv770_dpm.h32 u32 cg_spll_func_cntl_3; member
48 u32 cg_spll_func_cntl_3; member
Dsi_dpm.h92 u32 cg_spll_func_cntl_3; member
Dni_dpm.h33 u32 cg_spll_func_cntl_3; member
Dci_dpm.h130 u32 cg_spll_func_cntl_3; member
Drv770_dpm.c496 pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv770_populate_sclk_value()
934 pi->clk_regs.rv770.cg_spll_func_cntl_3; in rv770_populate_smc_acpi_state()
1058 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_3); in rv770_populate_smc_initial_state()
1526 pi->clk_regs.rv770.cg_spll_func_cntl_3 = in rv770_read_clock_registers()
Dni_dpm.c1185 ni_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in ni_read_clock_registers()
1714 cpu_to_be32(ni_pi->clock_registers.cg_spll_func_cntl_3); in ni_populate_smc_initial_state()
1802 u32 spll_func_cntl_3 = ni_pi->clock_registers.cg_spll_func_cntl_3; in ni_populate_smc_acpi_state()
2007 u32 spll_func_cntl_3 = ni_pi->clock_registers.cg_spll_func_cntl_3; in ni_calculate_sclk_params()
Dcypress_dpm.c1272 cpu_to_be32(pi->clk_regs.rv770.cg_spll_func_cntl_3); in cypress_populate_smc_initial_state()
1351 pi->clk_regs.rv770.cg_spll_func_cntl_3; in cypress_populate_smc_acpi_state()
Dsi_dpm.c3554 si_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in si_read_clock_registers()
4383 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_3); in si_populate_smc_initial_state()
4476 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3; in si_populate_smc_acpi_state()
4772 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3; in si_calculate_sclk_params()
Dci_dpm.c1841 pi->clock_registers.cg_spll_func_cntl_3 = in ci_read_clock_registers()
2991 table->ACPILevel.CgSpllFuncCntl3 = pi->clock_registers.cg_spll_func_cntl_3; in ci_populate_smc_acpi_level()
3126 u32 spll_func_cntl_3 = pi->clock_registers.cg_spll_func_cntl_3; in ci_calculate_sclk_params()
/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.h351 u32 cg_spll_func_cntl_3; member
498 u32 cg_spll_func_cntl_3; member
514 u32 cg_spll_func_cntl_3; member
915 u32 cg_spll_func_cntl_3; member
Dsi_dpm.c4028 si_pi->clock_registers.cg_spll_func_cntl_3 = RREG32(CG_SPLL_FUNC_CNTL_3); in si_read_clock_registers()
4862 cpu_to_be32(si_pi->clock_registers.cg_spll_func_cntl_3); in si_populate_smc_initial_state()
4978 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3; in si_populate_smc_acpi_state()
5274 u32 spll_func_cntl_3 = si_pi->clock_registers.cg_spll_func_cntl_3; in si_calculate_sclk_params()