Home
last modified time | relevance | path

Searched refs:dmmu (Results 1 – 12 of 12) sorted by relevance

/drivers/accel/habanalabs/common/mmu/
Dmmu.c32 return hl_mem_area_inside_range(virt_addr, prop->dmmu.page_size, in hl_is_dram_va()
33 prop->dmmu.start_addr, in hl_is_dram_va()
34 prop->dmmu.end_addr); in hl_is_dram_va()
198 return &prop->dmmu; in hl_mmu_get_prop()
392 prop->dmmu.start_addr, prop->dmmu.end_addr)) in hl_mmu_map_contiguous()
393 page_size = prop->dmmu.page_size; in hl_mmu_map_contiguous()
452 prop->dmmu.start_addr, prop->dmmu.end_addr)) in hl_mmu_unmap_contiguous()
453 page_size = prop->dmmu.page_size; in hl_mmu_unmap_contiguous()
494 mmu_prop = &prop->dmmu; in hl_mmu_pa_page_with_offset()
563 is_dram_addr = hl_mem_area_inside_range(virt_addr, prop->dmmu.page_size, in hl_mmu_get_tlb_info()
[all …]
Dmmu_v2_hr.c129 mmu_prop = is_dram_addr ? &prop->dmmu : &prop->pmmu; in _hl_mmu_v2_hr_unmap()
226 mmu_prop = &prop->dmmu; in _hl_mmu_v2_hr_map()
341 is_dram_addr = hl_mem_area_inside_range(virt_addr, prop->dmmu.page_size, in hl_mmu_v2_hr_get_tlb_mapping_params()
342 prop->dmmu.start_addr, in hl_mmu_v2_hr_get_tlb_mapping_params()
343 prop->dmmu.end_addr); in hl_mmu_v2_hr_get_tlb_mapping_params()
352 *mmu_prop = &prop->dmmu; in hl_mmu_v2_hr_get_tlb_mapping_params()
Dmmu_v1.c494 mmu_prop = is_dram_addr ? &prop->dmmu : &prop->pmmu; in hl_mmu_v1_unmap()
605 mmu_prop = &prop->dmmu; in hl_mmu_v1_map()
726 is_dram_addr = hl_mem_area_inside_range(virt_addr, prop->dmmu.page_size, in hl_mmu_v1_get_tlb_info()
727 prop->dmmu.start_addr, in hl_mmu_v1_get_tlb_info()
728 prop->dmmu.end_addr); in hl_mmu_v1_get_tlb_info()
737 mmu_prop = &prop->dmmu; in hl_mmu_v1_get_tlb_info()
/drivers/accel/habanalabs/goya/
Dgoya.c422 prop->dmmu.hop_shifts[MMU_HOP0] = MMU_V1_0_HOP0_SHIFT; in goya_set_fixed_properties()
423 prop->dmmu.hop_shifts[MMU_HOP1] = MMU_V1_0_HOP1_SHIFT; in goya_set_fixed_properties()
424 prop->dmmu.hop_shifts[MMU_HOP2] = MMU_V1_0_HOP2_SHIFT; in goya_set_fixed_properties()
425 prop->dmmu.hop_shifts[MMU_HOP3] = MMU_V1_0_HOP3_SHIFT; in goya_set_fixed_properties()
426 prop->dmmu.hop_shifts[MMU_HOP4] = MMU_V1_0_HOP4_SHIFT; in goya_set_fixed_properties()
427 prop->dmmu.hop_masks[MMU_HOP0] = MMU_V1_0_HOP0_MASK; in goya_set_fixed_properties()
428 prop->dmmu.hop_masks[MMU_HOP1] = MMU_V1_0_HOP1_MASK; in goya_set_fixed_properties()
429 prop->dmmu.hop_masks[MMU_HOP2] = MMU_V1_0_HOP2_MASK; in goya_set_fixed_properties()
430 prop->dmmu.hop_masks[MMU_HOP3] = MMU_V1_0_HOP3_MASK; in goya_set_fixed_properties()
431 prop->dmmu.hop_masks[MMU_HOP4] = MMU_V1_0_HOP4_MASK; in goya_set_fixed_properties()
[all …]
Dgoya_coresight.c374 range_start = prop->dmmu.start_addr; in goya_etr_validate_address()
375 range_end = prop->dmmu.end_addr; in goya_etr_validate_address()
/drivers/accel/habanalabs/gaudi2/
Dgaudi2.c2259 prop->dmmu.start_addr = prop->dram_base_address + in gaudi2_set_dram_properties()
2263 prop->dmmu.end_addr = prop->dmmu.start_addr + prop->dram_page_size * in gaudi2_set_dram_properties()
2264 div_u64((VA_HBM_SPACE_END - prop->dmmu.start_addr), prop->dmmu.page_size); in gaudi2_set_dram_properties()
2334 prop->dmmu.hop_shifts[MMU_HOP0] = DHOP0_SHIFT; in gaudi2_set_fixed_properties()
2335 prop->dmmu.hop_shifts[MMU_HOP1] = DHOP1_SHIFT; in gaudi2_set_fixed_properties()
2336 prop->dmmu.hop_shifts[MMU_HOP2] = DHOP2_SHIFT; in gaudi2_set_fixed_properties()
2337 prop->dmmu.hop_shifts[MMU_HOP3] = DHOP3_SHIFT; in gaudi2_set_fixed_properties()
2338 prop->dmmu.hop_shifts[MMU_HOP4] = DHOP4_SHIFT; in gaudi2_set_fixed_properties()
2339 prop->dmmu.hop_masks[MMU_HOP0] = DHOP0_MASK; in gaudi2_set_fixed_properties()
2340 prop->dmmu.hop_masks[MMU_HOP1] = DHOP1_MASK; in gaudi2_set_fixed_properties()
[all …]
Dgaudi2_coresight.c2159 prop->dmmu.start_addr, in gaudi2_etr_validate_address()
2160 prop->dmmu.end_addr)) in gaudi2_etr_validate_address()
/drivers/accel/habanalabs/common/
Ddebugfs.c650 (addr >= prop->dmmu.start_addr && addr < prop->dmmu.end_addr)) in hl_is_device_va()
671 dram_start_addr = prop->dmmu.start_addr; in hl_is_device_internal_memory_va()
672 dram_end_addr = prop->dmmu.end_addr; in hl_is_device_internal_memory_va()
Dmemory.c1140 va_block_align = hdev->asic_prop.dmmu.page_size; in map_device_va()
2698 dram_range_start = prop->dmmu.start_addr; in hl_vm_ctx_init()
2699 dram_range_end = prop->dmmu.end_addr - 1; in hl_vm_ctx_init()
2701 prop->dram_page_size : prop->dmmu.page_size; in hl_vm_ctx_init()
Dhabanalabs_ioctl.c66 prop->dmmu.start_addr : prop->dram_user_base_address; in hw_ip_info()
665 info.page_order_bitmask = hdev->asic_prop.dmmu.supported_pages_mask; in dev_mem_alloc_page_sizes_info()
Dhabanalabs.h700 struct hl_mmu_properties dmmu; member
/drivers/accel/habanalabs/gaudi/
Dgaudi.c644 memcpy(&prop->dmmu, &prop->pmmu, sizeof(prop->pmmu)); in gaudi_set_fixed_properties()
645 prop->dmmu.start_addr = (VA_HOST_SPACE_START + VA_HOST_SPACE_SIZE / 2); in gaudi_set_fixed_properties()
646 prop->dmmu.end_addr = VA_HOST_SPACE_END; in gaudi_set_fixed_properties()
647 prop->dmmu.page_size = PAGE_SIZE_2MB; in gaudi_set_fixed_properties()