| /drivers/gpu/drm/i915/display/ |
| D | intel_dpll.c | 33 } dot, vco, n, m, m1, m2, p, p1; member
41 .dot = { .min = 25000, .max = 350000 },
54 .dot = { .min = 25000, .max = 350000 },
67 .dot = { .min = 25000, .max = 350000 },
80 .dot = { .min = 20000, .max = 400000 },
93 .dot = { .min = 20000, .max = 400000 },
107 .dot = { .min = 25000, .max = 270000 },
122 .dot = { .min = 22000, .max = 400000 },
135 .dot = { .min = 20000, .max = 115000 },
149 .dot = { .min = 80000, .max = 224000 },
[all …]
|
| D | g4x_dp.c | 31 { .dot = 162000, .p1 = 2, .p2 = 10, .n = 2, .m1 = 23, .m2 = 8, },
32 { .dot = 270000, .p1 = 1, .p2 = 10, .n = 1, .m1 = 14, .m2 = 2, },
36 { .dot = 162000, .p1 = 2, .p2 = 10, .n = 1, .m1 = 12, .m2 = 9, },
37 { .dot = 270000, .p1 = 1, .p2 = 10, .n = 2, .m1 = 14, .m2 = 8, },
41 { .dot = 162000, .p1 = 3, .p2 = 2, .n = 5, .m1 = 3, .m2 = 81, },
42 { .dot = 270000, .p1 = 2, .p2 = 2, .n = 1, .m1 = 2, .m2 = 27, },
47 { .dot = 162000, .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a /* 32.4 */ },
48 { .dot = 270000, .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 /* 27.0 */ },
79 if (pipe_config->port_clock == divisor[i].dot) { in g4x_dp_set_clock()
|
| D | intel_dpll_mgr.c | 2120 { .dot = 162000, .p1 = 4, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a /* 32.4 */ },
2121 { .dot = 270000, .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 /* 27.0 */ },
2122 { .dot = 540000, .p1 = 2, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6c00000 /* 27.0 */ },
2123 { .dot = 216000, .p1 = 3, .p2 = 2, .n = 1, .m1 = 2, .m2 = 0x819999a /* 32.4 */ },
2124 { .dot = 243000, .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x6133333 /* 24.3 */ },
2125 { .dot = 324000, .p1 = 4, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x819999a /* 32.4 */ },
2126 { .dot = 432000, .p1 = 3, .p2 = 1, .n = 1, .m1 = 2, .m2 = 0x819999a /* 32.4 */ },
2156 if (crtc_state->port_clock == bxt_dp_clk_val[i].dot) { in bxt_ddi_dp_pll_dividers()
2165 clk_div->dot != crtc_state->port_clock); in bxt_ddi_dp_pll_dividers()
|
| D | intel_display_types.h | 644 int dot; member
|
| D | intel_display.c | 7912 pipe_name(pipe), clock.vco, clock.dot); in i830_enable_pipe()
|
| /drivers/gpu/drm/gma500/ |
| D | cdv_intel_display.c | 37 .dot = {.min = 20000, .max = 115500},
49 .dot = {.min = 20000, .max = 115500},
64 .dot = {.min = 20000, .max = 400000},
76 .dot = {.min = 20000, .max = 400000},
88 .dot = {.min = 160000, .max = 272000},
100 .dot = {.min = 160000, .max = 272000},
398 clock->dot = clock->vco / clock->p; in cdv_intel_clock()
661 adjusted_mode->clock, clock.dot); in cdv_intel_crtc_mode_set()
831 clock->dot = clock->vco / clock->p; in i8xx_clock()
910 return clock.dot; in cdv_intel_crtc_clock_get()
|
| D | gma_display.h | 25 int dot; member
41 struct gma_range_t dot, vco, n, m, m1, m2, p, p1; member
|
| D | oaktrail_crtc.c | 49 .dot = {.min = MRST_DOT_MIN, .max = MRST_DOT_MAX},
55 .dot = {.min = MRST_DOT_MIN, .max = MRST_DOT_MAX},
61 .dot = {.min = MRST_DOT_MIN, .max = MRST_DOT_MAX},
116 clock->dot = (refclk * clock->m) / (14 * clock->p1); in mrst_lvds_clock()
122 clock->dot, clock->m, clock->m1, clock->m2, clock->n, in mrst_print_pll()
201 this_err = abs(clock.dot - target); in mrst_lvds_find_best_pll()
|
| D | psb_intel_display.c | 28 .dot = {.min = 20000, .max = 400000},
40 .dot = {.min = 20000, .max = 400000},
73 clock->dot = clock->vco / clock->p; in psb_intel_clock()
152 adjusted_mode->clock, clock.dot); in psb_intel_crtc_mode_set()
375 return clock.dot; in psb_intel_crtc_clock_get()
|
| D | gma_display.c | 744 if (clock->dot < limit->dot.min || limit->dot.max < clock->dot) in gma_pll_is_valid()
800 this_err = abs(clock.dot - target); in gma_find_best_pll()
|
| D | oaktrail_hdmi.c | 115 int dot; member
|
| /drivers/gpu/drm/i915/gvt/ |
| D | handlers.c | 591 clock.dot = DIV_ROUND_CLOSEST(clock.vco, clock.p); in bxt_vgpu_get_dp_bitrate()
593 dp_br = clock.dot; in bxt_vgpu_get_dp_bitrate()
|
| /drivers/gpu/drm/panel/ |
| D | Kconfig | 233 WXGA MIPI DSI panel. The panel support TFT dot matrix LCD with
|