Home
last modified time | relevance | path

Searched refs:fixed_div (Results 1 – 11 of 11) sorted by relevance

/drivers/clk/socfpga/
Dclk-periph.c23 if (socfpgaclk->fixed_div) { in clk_periclk_recalc_rate()
24 div = socfpgaclk->fixed_div; in clk_periclk_recalc_rate()
60 u32 fixed_div; in __socfpga_periph_init() local
80 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_periph_init()
82 periph_clk->fixed_div = 0; in __socfpga_periph_init()
84 periph_clk->fixed_div = fixed_div; in __socfpga_periph_init()
Dclk-gate-a10.c27 if (socfpgaclk->fixed_div) in socfpga_gate_clk_recalc_rate()
28 div = socfpgaclk->fixed_div; in socfpga_gate_clk_recalc_rate()
47 u32 fixed_div; in __socfpga_gate_init() local
71 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_gate_init()
73 socfpga_clk->fixed_div = 0; in __socfpga_gate_init()
75 socfpga_clk->fixed_div = fixed_div; in __socfpga_gate_init()
Dclk-periph-a10.c26 if (socfpgaclk->fixed_div) { in clk_periclk_recalc_rate()
27 div = socfpgaclk->fixed_div; in clk_periclk_recalc_rate()
70 u32 fixed_div; in __socfpga_periph_init() local
90 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in __socfpga_periph_init()
92 periph_clk->fixed_div = 0; in __socfpga_periph_init()
94 periph_clk->fixed_div = fixed_div; in __socfpga_periph_init()
Dclk-gate.c94 if (socfpgaclk->fixed_div) in socfpga_clk_get_div()
95 div = socfpgaclk->fixed_div; in socfpga_clk_get_div()
141 u32 fixed_div; in socfpga_gate_init() local
170 rc = of_property_read_u32(node, "fixed-divider", &fixed_div); in socfpga_gate_init()
172 socfpga_clk->fixed_div = 0; in socfpga_gate_init()
174 socfpga_clk->fixed_div = fixed_div; in socfpga_gate_init()
Dclk-gate-s10.c27 if (socfpgaclk->fixed_div) { in socfpga_gate_clk_recalc_rate()
28 div = socfpgaclk->fixed_div; in socfpga_gate_clk_recalc_rate()
145 socfpga_clk->fixed_div = clks->fixed_div; in s10_register_gate()
203 socfpga_clk->fixed_div = clks->fixed_div; in agilex_register_gate()
Dclk.h46 u32 fixed_div; member
58 u32 fixed_div; member
Dclk-periph-s10.c53 if (socfpgaclk->fixed_div) { in clk_peri_cnt_clk_recalc_rate()
54 div = socfpgaclk->fixed_div; in clk_peri_cnt_clk_recalc_rate()
196 periph_clk->fixed_div = clks->fixed_divider; in s10_register_cnt_periph()
Dstratix10-clk.h73 u8 fixed_div; member
/drivers/clk/renesas/
Drcar-gen4-cpg.c189 unsigned int fixed_div; member
206 32 * zclk->fixed_div); in cpg_z_clk_recalc_rate()
225 prate * zclk->fixed_div); in cpg_z_clk_determine_rate()
227 prate = req->best_parent_rate / zclk->fixed_div; in cpg_z_clk_determine_rate()
247 mult = DIV64_U64_ROUND_CLOSEST(rate * 32ULL * zclk->fixed_div, in cpg_z_clk_set_rate()
311 zclk->fixed_div = div; /* PLLVCO x 1/div x SYS-CPU divider */ in cpg_z_clk_register()
320 zclk->fixed_div; in cpg_z_clk_register()
Drcar-gen3-cpg.c169 unsigned int fixed_div; member
186 32 * zclk->fixed_div); in cpg_z_clk_recalc_rate()
205 prate * zclk->fixed_div); in cpg_z_clk_determine_rate()
207 prate = req->best_parent_rate / zclk->fixed_div; in cpg_z_clk_determine_rate()
227 mult = DIV64_U64_ROUND_CLOSEST(rate * 32ULL * zclk->fixed_div, in cpg_z_clk_set_rate()
293 zclk->fixed_div = div; /* PLLVCO x 1/div x SYS-CPU divider */ in __cpg_z_clk_register()
302 zclk->fixed_div; in __cpg_z_clk_register()
/drivers/clk/qcom/
Dgcc-ipq4019.c71 u32 fixed_div; member
266 if (pll->fixed_div) { in clk_regmap_clk_div_recalc_rate()
267 pre_div = pll->fixed_div; in clk_regmap_clk_div_recalc_rate()
289 .fixed_div = 28,
305 .fixed_div = 32,
321 .fixed_div = 32,
337 .fixed_div = 20,
353 .fixed_div = 8,