Home
last modified time | relevance | path

Searched refs:gen_info (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/tegra/
Dclk-tegra-super-gen4.c97 const struct tegra_super_gen_info *gen_info) in tegra_sclk_init() argument
106 gen_info->sclk_parents, in tegra_sclk_init()
107 gen_info->num_sclk_parents, in tegra_sclk_init()
128 gen_info->sclk_parents, in tegra_sclk_init()
129 gen_info->num_sclk_parents, in tegra_sclk_init()
169 const struct tegra_super_gen_info *gen_info) in tegra_super_clk_init() argument
177 if (gen_info->gen == gen5) { in tegra_super_clk_init()
179 gen_info->cclk_g_parents, in tegra_super_clk_init()
180 gen_info->num_cclk_g_parents, in tegra_super_clk_init()
186 gen_info->cclk_g_parents, in tegra_super_clk_init()
[all …]
/drivers/hwmon/peci/
Ddimmtemp.c77 const struct dimm_info *gen_info; member
95 int dimm_order = dimm_no % priv->gen_info->dimm_idx_max; in get_dimm_temp()
96 int chan_rank = dimm_no / priv->gen_info->dimm_idx_max; in get_dimm_temp()
121 int dimm_order = dimm_no % priv->gen_info->dimm_idx_max; in update_thresholds()
122 int chan_rank = dimm_no / priv->gen_info->dimm_idx_max; in update_thresholds()
129 ret = priv->gen_info->read_thresholds(priv, dimm_order, chan_rank, &data); in update_thresholds()
222 int chan_rank_max = priv->gen_info->chan_rank_max; in check_populated_dimms()
223 int dimm_idx_max = priv->gen_info->dimm_idx_max; in check_populated_dimms()
297 int rank = chan / priv->gen_info->dimm_idx_max; in create_dimm_temp_label()
298 int idx = chan % priv->gen_info->dimm_idx_max; in create_dimm_temp_label()
[all …]
Dcputemp.c59 const struct cpu_info *gen_info; member
239 (s32)tcontrol - priv->gen_info->thermal_margin_to_millidegree(thermal_margin); in get_dts()
357 struct resolved_cores_reg *reg = priv->gen_info->reg; in init_core_mask()
495 priv->gen_info = (const struct cpu_info *)id->driver_data; in peci_cputemp_probe()
502 if (peci_dev->info.peci_revision < priv->gen_info->min_peci_revision) in peci_cputemp_probe()