Searched refs:hole_size (Results 1 – 6 of 6) sorted by relevance
/drivers/gpu/drm/ |
D | drm_mm.c | 212 #define HOLE_SIZE(NODE) ((NODE)->hole_size) 217 return rb_entry(rb, struct drm_mm_node, rb_hole_size)->hole_size; in rb_to_hole_size() 224 u64 x = node->hole_size; in insert_hole_size() 270 node->hole_size = in add_hole() 272 node->subtree_max_hole = node->hole_size; in add_hole() 289 node->hole_size = 0; in rm_hole() 314 if (size <= node->hole_size) { in best_hole() 346 else if (addr > hole_start + node->hole_size) in find_hole_addr() 467 adj_end = hole_end = hole_start + hole->hole_size; in drm_mm_reserve_node() 480 node->hole_size = 0; in drm_mm_reserve_node() [all …]
|
/drivers/gpu/drm/i915/selftests/ |
D | i915_gem_gtt.c | 263 u64 hole_size, aligned_size; in lowlevel_hole() local 266 hole_size = (hole_end - hole_start) >> aligned_size; in lowlevel_hole() 267 if (hole_size > KMALLOC_MAX_SIZE / sizeof(u32)) in lowlevel_hole() 268 hole_size = KMALLOC_MAX_SIZE / sizeof(u32); in lowlevel_hole() 269 count = hole_size >> 1; in lowlevel_hole() 272 __func__, hole_start, hole_end, size, hole_size); in lowlevel_hole() 412 const u64 hole_size = hole_end - hole_start; in fill_hole() local 417 min_t(u64, ULONG_MAX - 1, (hole_size / 2) >> ilog2(min_alignment)); in fill_hole() 637 const u64 hole_size = hole_end - hole_start; in walk_hole() local 639 min_t(u64, ULONG_MAX - 1, hole_size >> PAGE_SHIFT); in walk_hole() [all …]
|
/drivers/gpu/drm/i915/gem/selftests/ |
D | i915_gem_client_blt.c | 545 u64 hole_size; in tiled_blits_create() local 562 hole_size = 2 * round_up(WIDTH * HEIGHT * 4, t->align); in tiled_blits_create() 563 hole_size *= 2; /* room to maneuver */ in tiled_blits_create() 564 hole_size += 2 * t->align; /* padding on either side */ in tiled_blits_create() 569 hole_size, t->align, in tiled_blits_create()
|
D | i915_gem_mman.c | 685 resv->size = hole->hole_size - loop; in igt_mmap_offset_exhaustion()
|
/drivers/net/wireless/intersil/p54/ |
D | txrx.c | 106 u32 hole_size; in p54_assign_address() local 109 hole_size = range->start_addr - last_addr; in p54_assign_address() 111 if (!target_skb && hole_size >= len) { in p54_assign_address() 113 hole_size -= len; in p54_assign_address()
|
/drivers/edac/ |
D | amd64_edac.c | 491 u64 *hole_offset, u64 *hole_size) in get_dram_hole_info() argument 533 *hole_size = (1ULL << 32) - *hole_base; in get_dram_hole_info() 540 (unsigned long)*hole_offset, (unsigned long)*hole_size); in get_dram_hole_info() 568 u64 hole_size = 0; in dram_hole_show() local 570 get_dram_hole_info(mci, &hole_base, &hole_offset, &hole_size); in dram_hole_show() 573 hole_size); in dram_hole_show() 858 u64 dram_base, hole_base, hole_offset, hole_size, dram_addr; in sys_addr_to_dram_addr() local 863 ret = get_dram_hole_info(mci, &hole_base, &hole_offset, &hole_size); in sys_addr_to_dram_addr() 866 (sys_addr < ((1ULL << 32) + hole_size))) { in sys_addr_to_dram_addr()
|