Home
last modified time | relevance | path

Searched refs:int_pol (Results 1 – 4 of 4) sorted by relevance

/drivers/gpio/
Dgpio-xgs-iproc.c124 u32 event_pol, int_pol; in iproc_gpio_irq_set_type() local
140 int_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL); in iproc_gpio_irq_set_type()
141 int_pol &= ~BIT(pin); in iproc_gpio_irq_set_type()
142 writel_relaxed(int_pol, chip->base + IPROC_GPIO_CCA_INT_LEVEL); in iproc_gpio_irq_set_type()
145 int_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL); in iproc_gpio_irq_set_type()
146 int_pol |= BIT(pin); in iproc_gpio_irq_set_type()
147 writel_relaxed(int_pol, chip->base + IPROC_GPIO_CCA_INT_LEVEL); in iproc_gpio_irq_set_type()
Dgpio-zynq.c503 u32 int_type, int_pol, int_any; in zynq_gpio_set_irq_type() local
513 int_pol = readl_relaxed(gpio->base_addr + in zynq_gpio_set_irq_type()
525 int_pol |= BIT(bank_pin_num); in zynq_gpio_set_irq_type()
530 int_pol &= ~BIT(bank_pin_num); in zynq_gpio_set_irq_type()
539 int_pol |= BIT(bank_pin_num); in zynq_gpio_set_irq_type()
543 int_pol &= ~BIT(bank_pin_num); in zynq_gpio_set_irq_type()
551 writel_relaxed(int_pol, in zynq_gpio_set_irq_type()
Dgpio-dwapb.c91 u32 int_pol; member
773 ctx->int_pol = dwapb_read(gpio, GPIO_INT_POLARITY); in dwapb_gpio_suspend()
819 dwapb_write(gpio, GPIO_INT_POLARITY, ctx->int_pol); in dwapb_gpio_resume()
/drivers/irqchip/
Dirq-loongson-liointc.c62 u32 int_pol; member
151 priv->int_pol = readl(gc->reg_base + LIOINTC_REG_INTC_POL); in liointc_suspend()
167 writel(priv->int_pol, gc->reg_base + LIOINTC_REG_INTC_POL); in liointc_resume()