Home
last modified time | relevance | path

Searched refs:mhi_write_reg (Results 1 – 6 of 6) sorted by relevance

/drivers/bus/mhi/host/
Dboot.c40 mhi_write_reg(mhi_cntrl, base, BHIE_RXVECADDR_HIGH_OFFS, in mhi_rddm_prepare()
43 mhi_write_reg(mhi_cntrl, base, BHIE_RXVECADDR_LOW_OFFS, in mhi_rddm_prepare()
46 mhi_write_reg(mhi_cntrl, base, BHIE_RXVECSIZE_OFFS, mhi_buf->len); in mhi_rddm_prepare()
198 mhi_write_reg(mhi_cntrl, base, BHIE_TXVECADDR_HIGH_OFFS, in mhi_fw_load_bhie()
201 mhi_write_reg(mhi_cntrl, base, BHIE_TXVECADDR_LOW_OFFS, in mhi_fw_load_bhie()
204 mhi_write_reg(mhi_cntrl, base, BHIE_TXVECSIZE_OFFS, mhi_buf->len); in mhi_fw_load_bhie()
257 mhi_write_reg(mhi_cntrl, base, BHI_STATUS, 0); in mhi_fw_load_bhi()
258 mhi_write_reg(mhi_cntrl, base, BHI_IMGADDR_HIGH, in mhi_fw_load_bhi()
260 mhi_write_reg(mhi_cntrl, base, BHI_IMGADDR_LOW, in mhi_fw_load_bhi()
262 mhi_write_reg(mhi_cntrl, base, BHI_IMGSIZE, size); in mhi_fw_load_bhi()
[all …]
Dpm.c498 mhi_write_reg(mhi_cntrl, mhi_cntrl->bhi, BHI_INTVEC, 0); in mhi_pm_disable_transition()
648 mhi_write_reg(mhi_cntrl, mhi_cntrl->bhi, BHI_INTVEC, 0); in mhi_pm_sys_error_transition()
1107 mhi_write_reg(mhi_cntrl, mhi_cntrl->bhi, BHI_INTVEC, 0); in mhi_async_power_up()
1138 mhi_write_reg(mhi_cntrl, mhi_cntrl->bhi, BHI_INTVEC, 0); in mhi_async_power_up()
Dmain.c62 void mhi_write_reg(struct mhi_controller *mhi_cntrl, void __iomem *base, in mhi_write_reg() function
81 mhi_write_reg(mhi_cntrl, base, offset, tmp); in mhi_write_reg_field()
89 mhi_write_reg(mhi_cntrl, db_addr, 4, upper_32_bits(db_val)); in mhi_write_db()
90 mhi_write_reg(mhi_cntrl, db_addr, 0, lower_32_bits(db_val)); in mhi_write_db()
177 mhi_write_reg(mhi_cntrl, mhi_cntrl->regs, MHI_SOC_RESET_REQ_OFFSET, in mhi_soc_reset()
Dinternal.h328 void mhi_write_reg(struct mhi_controller *mhi_cntrl, void __iomem *base,
Dinit.c562 mhi_write_reg(mhi_cntrl, base, reg_info[i].offset, in mhi_init_mmio()
/drivers/accel/qaic/
Dmhi_controller.c430 static void mhi_write_reg(struct mhi_controller *mhi_cntrl, void __iomem *addr, u32 val) in mhi_write_reg() function
506 mhi_cntrl->write_reg = mhi_write_reg; in qaic_mhi_register_controller()