Searched refs:mmMCLK_PWRMGT_CNTL (Results 1 – 6 of 6) sorted by relevance
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
D | ci_baco.c | 102 …{ CMD_READMODIFYWRITE, mmMCLK_PWRMGT_CNTL, MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK, MCLK_PWRMGT_CNTL__M… 103 …{ CMD_READMODIFYWRITE, mmMCLK_PWRMGT_CNTL, MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK, MCLK_PWRMGT_CNTL__M…
|
D | tonga_baco.c | 93 …{ CMD_READMODIFYWRITE, mmMCLK_PWRMGT_CNTL, MCLK_PWRMGT_CNTL__MRDCK0_PDNB_MASK, MCLK_PWRMGT_CNTL__M… 94 …{ CMD_READMODIFYWRITE, mmMCLK_PWRMGT_CNTL, MCLK_PWRMGT_CNTL__MRDCK1_PDNB_MASK, MCLK_PWRMGT_CNTL__M…
|
D | smu7_hwmgr.c | 4807 cgs_read_register(hwmgr->device, mmMCLK_PWRMGT_CNTL); in smu7_read_clock_registers()
|
/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
D | gmc_6_0_d.h | 820 #define mmMCLK_PWRMGT_CNTL 0x0AE8 macro
|
D | gmc_7_1_d.h | 855 #define mmMCLK_PWRMGT_CNTL 0xae8 macro
|
D | gmc_8_1_d.h | 959 #define mmMCLK_PWRMGT_CNTL 0xae8 macro
|