Home
last modified time | relevance | path

Searched refs:octeon_read_csr64 (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/cavium/liquidio/
Dcn23xx_pf_device.c48 CVM_CAST64(octeon_read_csr64(oct, CN23XX_WIN_WR_MASK_REG))); in cn23xx_dump_pf_initialized_regs()
51 CVM_CAST64(octeon_read_csr64(oct, CN23XX_SLI_SCRATCH1))); in cn23xx_dump_pf_initialized_regs()
90 CVM_CAST64(octeon_read_csr64( in cn23xx_dump_pf_initialized_regs()
95 (u64)octeon_read_csr64(oct, CN23XX_SLI_PKT_IOQ_RING_RST)); in cn23xx_dump_pf_initialized_regs()
102 CVM_CAST64(octeon_read_csr64 in cn23xx_dump_pf_initialized_regs()
112 CVM_CAST64(octeon_read_csr64 in cn23xx_dump_pf_initialized_regs()
119 CVM_CAST64(octeon_read_csr64(oct, CN23XX_SLI_OQ_WMARK))); in cn23xx_dump_pf_initialized_regs()
130 CVM_CAST64(octeon_read_csr64( in cn23xx_dump_pf_initialized_regs()
150 CVM_CAST64(octeon_read_csr64( in cn23xx_dump_pf_initialized_regs()
160 CVM_CAST64(octeon_read_csr64( in cn23xx_dump_pf_initialized_regs()
[all …]
Dcn23xx_vf_device.c59 d64 = octeon_read_csr64(oct, in cn23xx_vf_reset_io_queues()
68 u64 reg_val = octeon_read_csr64(oct, in cn23xx_vf_reset_io_queues()
73 WRITE_ONCE(reg_val, octeon_read_csr64( in cn23xx_vf_reset_io_queues()
88 WRITE_ONCE(reg_val, octeon_read_csr64( in cn23xx_vf_reset_io_queues()
124 d64 = octeon_read_csr64(oct, in cn23xx_vf_setup_global_input_regs()
325 reg_val = octeon_read_csr64( in cn23xx_enable_vf_io_queues()
334 reg_val = octeon_read_csr64( in cn23xx_enable_vf_io_queues()
569 ((octeon_read_csr64( in cn23xx_enable_vf_interrupt()
580 (octeon_read_csr64(oct, CN23XX_VF_SLI_PKT_MBOX_INT(0)) | in cn23xx_enable_vf_interrupt()
601 (octeon_read_csr64( in cn23xx_disable_vf_interrupt()
[all …]
Dlio_ethtool.c525 reg_val = octeon_read_csr64(oct, ctrl); in lio_ethtool_get_channels()
635 reg_val = octeon_read_csr64(oct, ctrl); in lio_ethtool_set_channels()
2261 (octeon_read_csr64( in oct_cfg_rx_intrcnt()
2282 (octeon_read_csr64( in oct_cfg_rx_intrcnt()
2561 (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
2568 (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
2575 (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
2580 (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
2587 oct->pcie_port, oct->pf_num, (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
2595 (u64)octeon_read_csr64(oct, reg)); in cn23xx_read_csr_reg()
[all …]
Dcn68xx_device.c73 pktctl = octeon_read_csr64(oct, CN6XXX_SLI_PKT_CTL); in lio_cn68xx_setup_pkt_ctl_regs()
77 tx_pipe = octeon_read_csr64(oct, CN68XX_SLI_TX_PIPE); in lio_cn68xx_setup_pkt_ctl_regs()
Dcn66xx_device.c44 if (octeon_read_csr64(oct, CN6XXX_SLI_SCRATCH1)) { in lio_cn6xxx_soft_reset()
112 r64 = octeon_read_csr64(oct, CN6XXX_SLI_S2M_PORTX_CTL(oct->pcie_port)); in lio_cn6xxx_setup_pcie_mrrs()
176 pktctl = octeon_read_csr64(oct, CN6XXX_SLI_PKT_CTL); in lio_cn66xx_setup_pkt_ctl_regs()
Docteon_device.c969 u64 reg_val = octeon_read_csr64( in octeon_set_io_queues_off()
975 reg_val = octeon_read_csr64( in octeon_set_io_queues_off()
991 reg_val = octeon_read_csr64( in octeon_set_io_queues_off()
Docteon_device.h749 #define octeon_read_csr64(oct_dev, reg_off) \ macro
Dlio_main.c770 (u16)octeon_read_csr64(oct, CN23XX_SLI_SCRATCH2); in liquidio_watchdog()