Home
last modified time | relevance | path

Searched refs:octeon_write_csr64 (Results 1 – 8 of 8) sorted by relevance

/drivers/net/ethernet/cavium/liquidio/
Dcn66xx_device.c31 octeon_write_csr64(oct, CN6XXX_WIN_WR_MASK_REG, 0xFF); in lio_cn6xxx_soft_reset()
36 octeon_write_csr64(oct, CN6XXX_SLI_SCRATCH1, 0x1234ULL); in lio_cn6xxx_soft_reset()
50 octeon_write_csr64(oct, CN6XXX_WIN_WR_MASK_REG, 0xFF); in lio_cn6xxx_soft_reset()
114 octeon_write_csr64(oct, CN6XXX_SLI_S2M_PORTX_CTL(oct->pcie_port), r64); in lio_cn6xxx_setup_pcie_mrrs()
162 octeon_write_csr64(oct, CN6XXX_SLI_PKT_INSTR_RD_SIZE, in lio_cn6xxx_setup_global_input_regs()
166 octeon_write_csr64(oct, CN6XXX_SLI_IN_PCIE_PORT, in lio_cn6xxx_setup_global_input_regs()
190 octeon_write_csr64(oct, CN6XXX_SLI_PKT_CTL, pktctl); in lio_cn66xx_setup_pkt_ctl_regs()
199 octeon_write_csr64(oct, CN6XXX_SLI_PKT_PCIE_PORT64, in lio_cn6xxx_setup_global_output_regs()
203 octeon_write_csr64(oct, CN6XXX_SLI_OQ_WMARK, 32); in lio_cn6xxx_setup_global_output_regs()
206 octeon_write_csr64(oct, CN6XXX_SLI_OQ_WMARK, 0); in lio_cn6xxx_setup_global_output_regs()
[all …]
Dcn23xx_vf_device.c62 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_vf_reset_io_queues()
85 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_vf_reset_io_queues()
114 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_DOORBELL(q_no), in cn23xx_vf_setup_global_input_regs()
129 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_INSTR_COUNT64(q_no), in cn23xx_vf_setup_global_input_regs()
135 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_vf_setup_global_input_regs()
218 octeon_write_csr64(oct, CN23XX_VF_SLI_IQ_BASE_ADDR64(iq_no), in cn23xx_setup_vf_iq_regs()
249 octeon_write_csr64(oct, CN23XX_VF_SLI_OQ_BASE_ADDR64(oq_no), in cn23xx_setup_vf_oq_regs()
328 octeon_write_csr64( in cn23xx_enable_vf_io_queues()
337 octeon_write_csr64( in cn23xx_enable_vf_io_queues()
557 octeon_write_csr64( in cn23xx_enable_vf_interrupt()
[all …]
Dcn23xx_pf_device.c210 octeon_write_csr64(oct, CN23XX_WIN_WR_MASK_REG, 0xFF); in cn23xx_pf_soft_reset()
215 octeon_write_csr64(oct, CN23XX_SLI_SCRATCH1, 0x1234ULL); in cn23xx_pf_soft_reset()
234 octeon_write_csr64(oct, CN23XX_WIN_WR_MASK_REG, 0xFF); in cn23xx_pf_soft_reset()
337 octeon_write_csr64(oct, CN23XX_SLI_PKT_MAC_RINFO64(mac_no, pf_num), in cn23xx_setup_global_mac_regs()
363 octeon_write_csr64(oct, CN23XX_SLI_IQ_PKT_CONTROL64(q_no), d64); in cn23xx_reset_io_queues()
384 octeon_write_csr64(oct, CN23XX_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_reset_io_queues()
436 octeon_write_csr64(oct, CN23XX_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_pf_setup_global_input_regs()
458 octeon_write_csr64(oct, CN23XX_SLI_IQ_PKT_CONTROL64(q_no), in cn23xx_pf_setup_global_input_regs()
487 octeon_write_csr64(oct, CN23XX_SLI_OQ_WMARK, 32); in cn23xx_pf_setup_global_output_regs()
490 octeon_write_csr64(oct, CN23XX_SLI_OQ_WMARK, 0); in cn23xx_pf_setup_global_output_regs()
[all …]
Dcn68xx_device.c80 octeon_write_csr64(oct, CN68XX_SLI_TX_PIPE, tx_pipe); in lio_cn68xx_setup_pkt_ctl_regs()
87 octeon_write_csr64(oct, CN6XXX_SLI_PKT_CTL, pktctl); in lio_cn68xx_setup_pkt_ctl_regs()
103 octeon_write_csr64(oct, CN6XXX_SLI_WINDOW_CTL, 0x200000ULL); in lio_cn68xx_setup_device_regs()
Docteon_device.h743 #define octeon_write_csr64(oct_dev, reg_off, val64) \ macro
Dlio_ethtool.c2259 octeon_write_csr64( in oct_cfg_rx_intrcnt()
2280 octeon_write_csr64( in oct_cfg_rx_intrcnt()
2337 octeon_write_csr64(oct, in oct_cfg_rx_intrtime()
2359 octeon_write_csr64( in oct_cfg_rx_intrtime()
Docteon_device.c987 octeon_write_csr64(oct, in octeon_set_io_queues_off()
Dlio_main.c180 octeon_write_csr64( in octeon_droq_bh()
183 octeon_write_csr64( in octeon_droq_bh()