Home
last modified time | relevance | path

Searched refs:output_reg (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/i915/display/
Dg4x_dp.c120 intel_dp->DP = intel_de_read(dev_priv, intel_dp->output_reg) & DP_DETECTED; in intel_dp_prepare()
170 bool cur_state = intel_de_read(dev_priv, intel_dp->output_reg) & DP_PORT_EN; in assert_dp_port()
309 ret = g4x_dp_port_enabled(dev_priv, intel_dp->output_reg, in intel_dp_get_hw_state()
346 tmp = intel_de_read(dev_priv, intel_dp->output_reg); in intel_dp_get_config()
418 (intel_de_read(dev_priv, intel_dp->output_reg) & in intel_dp_link_down()
432 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); in intel_dp_link_down()
433 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
436 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); in intel_dp_link_down()
437 intel_de_posting_read(dev_priv, intel_dp->output_reg); in intel_dp_link_down()
456 intel_de_write(dev_priv, intel_dp->output_reg, intel_dp->DP); in intel_dp_link_down()
[all …]
Dg4x_dp.h28 i915_reg_t output_reg, enum port port);
Dintel_pps.c98 intel_de_read(dev_priv, intel_dp->output_reg) & DP_PORT_EN, in vlv_power_sequencer_kick()
112 DP = intel_de_read(dev_priv, intel_dp->output_reg) & DP_DETECTED; in vlv_power_sequencer_kick()
146 intel_de_write(dev_priv, intel_dp->output_reg, DP); in vlv_power_sequencer_kick()
147 intel_de_posting_read(dev_priv, intel_dp->output_reg); in vlv_power_sequencer_kick()
149 intel_de_write(dev_priv, intel_dp->output_reg, DP | DP_PORT_EN); in vlv_power_sequencer_kick()
150 intel_de_posting_read(dev_priv, intel_dp->output_reg); in vlv_power_sequencer_kick()
152 intel_de_write(dev_priv, intel_dp->output_reg, DP & ~DP_PORT_EN); in vlv_power_sequencer_kick()
153 intel_de_posting_read(dev_priv, intel_dp->output_reg); in vlv_power_sequencer_kick()
Dintel_display_types.h1705 i915_reg_t output_reg; member
1960 return i915_mmio_reg_valid(enc_to_intel_dp(encoder)->output_reg); in intel_encoder_is_dp()
Dg4x_hdmi.c773 dig_port->dp.output_reg = INVALID_MMIO_REG; in g4x_hdmi_init()
Dintel_ddi.c4264 dig_port->dp.output_reg = DDI_BUF_CTL(port); in intel_ddi_init_dp_connector()
4979 dig_port->dp.output_reg = INVALID_MMIO_REG; in intel_ddi_init()
Dintel_dp.c5682 intel_dp->DP = intel_de_read(dev_priv, intel_dp->output_reg); in intel_dp_init_connector()
/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c255 uint32_t output_reg; member
571 uint32_t output_reg = intel_dp->output_reg; in cdv_intel_dp_aux_ch() local
573 uint32_t ch_ctl = output_reg + 0x10; in cdv_intel_dp_aux_ch()
1086 REG_WRITE(intel_dp->output_reg, (intel_dp->DP | DP_PORT_EN)); in cdv_intel_dp_mode_set()
1172 uint32_t dp_reg = REG_READ(intel_dp->output_reg); in cdv_intel_dp_dpms()
1361 REG_WRITE(intel_dp->output_reg, dp_reg_value); in cdv_intel_dp_set_link_train()
1362 REG_READ(intel_dp->output_reg); in cdv_intel_dp_set_link_train()
1406 if (intel_dp->output_reg == DP_B) in cdv_intel_dp_set_vswing_premph()
1482 REG_WRITE(intel_dp->output_reg, reg); in cdv_intel_dp_start_link_train()
1483 REG_READ(intel_dp->output_reg); in cdv_intel_dp_start_link_train()
[all …]
Dpsb_intel_drv.h240 … cdv_intel_dp_init(struct drm_device *dev, struct psb_intel_mode_device *mode_dev, int output_reg);
/drivers/iio/light/
Dgp2ap020a00f.c699 unsigned int output_reg, int *val) in gp2ap020a00f_read_output() argument
708 err = regmap_bulk_read(data->regmap, output_reg, reg_buf, 2); in gp2ap020a00f_read_output()