Home
last modified time | relevance | path

Searched refs:pll_rate (Results 1 – 10 of 10) sorted by relevance

/drivers/gpu/drm/msm/disp/mdp4/
Dmdp4_lvds_pll.c25 struct pll_rate { struct
34 static const struct pll_rate freqtbl[] = { argument
48 static const struct pll_rate *find_rate(unsigned long rate) in find_rate()
61 const struct pll_rate *pll_rate = find_rate(lvds_pll->pixclk); in mpd4_lvds_pll_enable() local
64 DBG("pixclk=%lu (%lu)", lvds_pll->pixclk, pll_rate->rate); in mpd4_lvds_pll_enable()
66 if (WARN_ON(!pll_rate)) in mpd4_lvds_pll_enable()
71 for (i = 0; pll_rate->conf[i].reg; i++) in mpd4_lvds_pll_enable()
72 mdp4_write(mdp4_kms, pll_rate->conf[i].reg, pll_rate->conf[i].val); in mpd4_lvds_pll_enable()
104 const struct pll_rate *pll_rate = find_rate(rate); in mpd4_lvds_pll_round_rate() local
105 return pll_rate->rate; in mpd4_lvds_pll_round_rate()
/drivers/gpu/drm/msm/hdmi/
Dhdmi_pll_8960.c30 struct pll_rate { struct
40 static const struct pll_rate freqtbl[] = { argument
357 static const struct pll_rate *find_rate(unsigned long rate) in find_rate()
379 const struct pll_rate *pll_rate = find_rate(rate); in hdmi_pll_round_rate() local
381 return pll_rate->rate; in hdmi_pll_round_rate()
388 const struct pll_rate *pll_rate = find_rate(rate); in hdmi_pll_set_rate() local
393 for (i = 0; i < pll_rate->num_reg; i++) in hdmi_pll_set_rate()
394 pll_write(pll, pll_rate->conf[i].reg, pll_rate->conf[i].val); in hdmi_pll_set_rate()
/drivers/media/i2c/
Dtc358746.c159 unsigned long pll_rate; member
920 csi_bitrate = tc358746->dphy_cfg.lanes * tc358746->pll_rate; in tc358746_link_validate()
1092 unsigned long pll_rate = tc358746->pll_rate; in tc358746_find_mclk_settings() local
1124 mclkdiv = pll_rate / mclk_rate; in tc358746_find_mclk_settings()
1128 best_mclk_rate = pll_rate / (2 * 4); in tc358746_find_mclk_settings()
1142 best_mclk_rate = pll_rate / (prediv[i] * postdiv); in tc358746_find_mclk_settings()
1155 best_mclk_rate = pll_rate / (pre * postdiv); in tc358746_find_mclk_settings()
1163 best_mclk_rate = pll_rate / (8 * 512); in tc358746_find_mclk_settings()
1207 return tc358746->pll_rate / (prediv * postdiv); in tc358746_recalc_rate()
1215 *parent_rate = tc358746->pll_rate; in tc358746_mclk_round_rate()
[all …]
/drivers/mfd/
Ddb8500-prcmu.c1395 static unsigned long pll_rate(void __iomem *reg, unsigned long src_rate, in pll_rate() function
1451 rate = pll_rate(PRCM_PLLSOC0_FREQ, rate, clk_mgt[clock].branch); in clock_rate()
1453 rate = pll_rate(PRCM_PLLSOC1_FREQ, rate, clk_mgt[clock].branch); in clock_rate()
1455 rate = pll_rate(PRCM_PLLDDR_FREQ, rate, clk_mgt[clock].branch); in clock_rate()
1483 rate = pll_rate(PRCM_PLLDDR_FREQ, ROOT_CLOCK_RATE, PLL_FIX); in armss_rate()
1495 rate = pll_rate(PRCM_PLLARM_FREQ, ROOT_CLOCK_RATE, PLL_DIV); in armss_rate()
1522 return pll_rate(PRCM_PLLDSI_FREQ, clock_rate(PRCMU_HDMICLK), in dsiclk_rate()
1548 return pll_rate(PRCM_PLLSOC0_FREQ, ROOT_CLOCK_RATE, PLL_RAW); in prcmu_clock_rate()
1550 return pll_rate(PRCM_PLLSOC1_FREQ, ROOT_CLOCK_RATE, PLL_RAW); in prcmu_clock_rate()
1554 return pll_rate(PRCM_PLLDDR_FREQ, ROOT_CLOCK_RATE, PLL_RAW); in prcmu_clock_rate()
[all …]
/drivers/clk/spear/
Dclk-vco-pll.c67 unsigned long prate, int index, unsigned long *pll_rate) in pll_calc_rate() argument
75 if (pll_rate) in pll_calc_rate()
76 *pll_rate = (rate / (1 << rtbl[index].p)) * 10000; in pll_calc_rate()
/drivers/gpu/drm/mediatek/
Dmtk_dpi.c515 unsigned long pll_rate; in mtk_dpi_set_display_mode() local
521 pll_rate = vm.pixelclock * factor; in mtk_dpi_set_display_mode()
524 pll_rate, vm.pixelclock); in mtk_dpi_set_display_mode()
526 clk_set_rate(dpi->tvd_clk, pll_rate); in mtk_dpi_set_display_mode()
527 pll_rate = clk_get_rate(dpi->tvd_clk); in mtk_dpi_set_display_mode()
534 vm.pixelclock = pll_rate / factor; in mtk_dpi_set_display_mode()
547 pll_rate, vm.pixelclock); in mtk_dpi_set_display_mode()
/drivers/phy/mediatek/
Dphy-mtk-hdmi-mt8195.c307 u32 pixel_clk = hdmi_phy->pll_rate; in mtk_hdmi_pll_drv_setting()
424 hdmi_phy->pll_rate = rate; in mtk_hdmi_pll_round_rate()
433 return hdmi_phy->pll_rate; in mtk_hdmi_pll_recalc_rate()
Dphy-mtk-hdmi.h35 unsigned long pll_rate; member
Dphy-mtk-hdmi-mt8173.c126 hdmi_phy->pll_rate = rate; in mtk_hdmi_pll_round_rate()
219 return hdmi_phy->pll_rate; in mtk_hdmi_pll_recalc_rate()
/drivers/clk/
Dclk-cdce925.c419 long pll_rate = clk_round_rate(pll, target_rate); in cdce925_clk_best_parent_rate() local
423 if (pll_rate <= 0) in cdce925_clk_best_parent_rate()
425 actual_rate = pll_rate / pdiv_now; in cdce925_clk_best_parent_rate()