Home
last modified time | relevance | path

Searched refs:pp_on (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_pps.c474 i915_reg_t pp_on; member
496 regs->pp_on = PP_ON_DELAYS(pps_idx); in intel_pps_get_registers()
1271 u32 pp_on, pp_off, pp_ctl; in intel_pps_readout_hw_state() local
1282 pp_on = intel_de_read(dev_priv, regs.pp_on); in intel_pps_readout_hw_state()
1286 seq->t1_t3 = REG_FIELD_GET(PANEL_POWER_UP_DELAY_MASK, pp_on); in intel_pps_readout_hw_state()
1287 seq->t8 = REG_FIELD_GET(PANEL_LIGHT_ON_DELAY_MASK, pp_on); in intel_pps_readout_hw_state()
1471 u32 pp_on, pp_off, port_sel = 0; in pps_init_registers() local
1508 pp_on = REG_FIELD_PREP(PANEL_POWER_UP_DELAY_MASK, seq->t1_t3) | in pps_init_registers()
1534 pp_on |= port_sel; in pps_init_registers()
1536 intel_de_write(dev_priv, regs.pp_on, pp_on); in pps_init_registers()
[all …]
/drivers/gpu/drm/gma500/
Dcdv_intel_dp.c2016 u32 pp_on, pp_off, pp_div; in cdv_intel_dp_init() local
2019 pp_on = REG_READ(PP_CONTROL); in cdv_intel_dp_init()
2020 pp_on &= ~PANEL_UNLOCK_MASK; in cdv_intel_dp_init()
2021 pp_on |= PANEL_UNLOCK_REGS; in cdv_intel_dp_init()
2023 REG_WRITE(PP_CONTROL, pp_on); in cdv_intel_dp_init()
2029 pp_on = REG_READ(PP_ON_DELAYS); in cdv_intel_dp_init()
2034 cur.t1_t3 = (pp_on & PANEL_POWER_UP_DELAY_MASK) >> in cdv_intel_dp_init()
2037 cur.t8 = (pp_on & PANEL_LIGHT_ON_DELAY_MASK) >> in cdv_intel_dp_init()