Home
last modified time | relevance | path

Searched refs:rOFDM0_XDAGCCore1 (Results 1 – 8 of 8) sorted by relevance

/drivers/staging/rtl8192u/
Dr819xU_phyreg.h72 #define rOFDM0_XDAGCCore1 0xc68 macro
Dr819xU_phy.c631 priv->PHYRegDef[RF90_PATH_D].rfAGCControl1 = rOFDM0_XDAGCCore1; in rtl8192_InitBBRFRegDef()
867 read_nic_byte(dev, rOFDM0_XDAGCCore1, &priv->DefaultInitialGain[3]); in rtl8192_phy_getTxPower()
1580 (u8)rtl8192_QueryBBReg(dev, rOFDM0_XDAGCCore1, bitmask); in InitialGainOperateWorkItemCallBack()
1601 write_nic_byte(dev, rOFDM0_XDAGCCore1, initial_gain); in InitialGainOperateWorkItemCallBack()
1619 rtl8192_setBBreg(dev, rOFDM0_XDAGCCore1, bitmask, in InitialGainOperateWorkItemCallBack()
Dr8192U_dm.c1480 rtl8192_setBBreg(dev, rOFDM0_XDAGCCore1, bit_mask, (u32)priv->initgain_backup.xdagccore1); in dm_bb_initialgain_restore()
1506 priv->initgain_backup.xdagccore1 = (u8)rtl8192_QueryBBReg(dev, rOFDM0_XDAGCCore1, bit_mask); in dm_bb_initialgain_backup()
1672 write_nic_byte(dev, rOFDM0_XDAGCCore1, 0x17); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1715 write_nic_byte(dev, rOFDM0_XDAGCCore1, 0x2c); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1720 write_nic_byte(dev, rOFDM0_XDAGCCore1, 0x20); in dm_ctrl_initgain_byrssi_by_fwfalse_alarm()
1857 write_nic_byte(dev, rOFDM0_XDAGCCore1, initial_gain); in dm_initial_gain()
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phy.c445 priv->def_initial_gain[3] = rtl92e_readb(dev, rOFDM0_XDAGCCore1); in rtl92e_get_tx_power()
936 rtl92e_get_bb_reg(dev, rOFDM0_XDAGCCore1, in rtl92e_init_gain()
945 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, initial_gain); in rtl92e_init_gain()
960 rtl92e_set_bb_reg(dev, rOFDM0_XDAGCCore1, BitMask, in rtl92e_init_gain()
Drtl_dm.c973 rtl92e_set_bb_reg(dev, rOFDM0_XDAGCCore1, bit_mask, in _rtl92e_dm_bb_initialgain_restore()
995 priv->initgain_backup.xdagccore1 = rtl92e_get_bb_reg(dev, rOFDM0_XDAGCCore1, bit_mask); in rtl92e_dm_backup_state()
1129 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, 0x17); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1160 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, 0x2c); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1165 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, 0x20); in _rtl92e_dm_ctrl_initgain_byrssi_false_alarm()
1271 rtl92e_writeb(dev, rOFDM0_XDAGCCore1, initial_gain); in _rtl92e_dm_initial_gain()
Dr8192E_phyreg.h108 #define rOFDM0_XDAGCCore1 0xc68 macro
/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h221 #define rOFDM0_XDAGCCore1 0xc68 macro
/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h231 #define rOFDM0_XDAGCCore1 0xc68 macro