Home
last modified time | relevance | path

Searched refs:raw_reg_read (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/i915/gt/
Dintel_gt_irq.c48 ident = raw_reg_read(regs, GEN11_INTR_IDENTITY_REG(bank)); in gen11_gt_engine_identity()
157 intr_dw = raw_reg_read(regs, GEN11_GT_INTR_DW(bank)); in gen11_gt_bank_handler()
191 dw = raw_reg_read(regs, GEN11_GT_INTR_DW(bank)); in gen11_gt_reset_one_iir()
411 iir = raw_reg_read(regs, GEN8_GT_IIR(0)); in gen8_gt_irq_handler()
422 iir = raw_reg_read(regs, GEN8_GT_IIR(1)); in gen8_gt_irq_handler()
433 iir = raw_reg_read(regs, GEN8_GT_IIR(3)); in gen8_gt_irq_handler()
442 iir = raw_reg_read(regs, GEN8_GT_IIR(2)); in gen8_gt_irq_handler()
/drivers/gpu/drm/i915/
Di915_irq.c437 de_ier = raw_reg_read(regs, DEIER); in ilk_irq_handler()
446 sde_ier = raw_reg_read(regs, SDEIER); in ilk_irq_handler()
452 gt_iir = raw_reg_read(regs, GTIIR); in ilk_irq_handler()
462 de_iir = raw_reg_read(regs, DEIIR); in ilk_irq_handler()
473 u32 pm_iir = raw_reg_read(regs, GEN6_PMIIR); in ilk_irq_handler()
503 return raw_reg_read(regs, GEN8_MASTER_IRQ); in gen8_master_intr_disable()
553 return raw_reg_read(regs, GEN11_GFX_MSTR_IRQ); in gen11_master_intr_disable()
604 val = raw_reg_read(regs, DG1_MSTR_TILE_INTR); in dg1_master_intr_disable()
637 master_ctl = raw_reg_read(regs, GEN11_GFX_MSTR_IRQ); in dg1_irq_handler()
Dintel_uncore.h516 #define raw_reg_read(base, reg) \ macro
/drivers/gpu/drm/i915/display/
Dintel_display_irq.c1158 iir = raw_reg_read(regs, GEN11_GU_MISC_IIR); in gen11_gu_misc_irq_ack()
1174 const u32 disp_ctl = raw_reg_read(regs, GEN11_DISPLAY_INT_CTL); in gen11_display_irq_handler()