Home
last modified time | relevance | path

Searched refs:register_base (Results 1 – 11 of 11) sorted by relevance

/drivers/net/mdio/
Dmdio-cavium.c21 smi_clk.u64 = oct_mdio_readq(p->register_base + SMI_CLK); in cavium_mdiobus_set_mode()
24 oct_mdio_writeq(smi_clk.u64, p->register_base + SMI_CLK); in cavium_mdiobus_set_mode()
39 oct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT); in cavium_mdiobus_c45_addr()
45 oct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD); in cavium_mdiobus_c45_addr()
52 smi_wr.u64 = oct_mdio_readq(p->register_base + SMI_WR_DAT); in cavium_mdiobus_c45_addr()
73 oct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD); in cavium_mdiobus_read_c22()
80 smi_rd.u64 = oct_mdio_readq(p->register_base + SMI_RD_DAT); in cavium_mdiobus_read_c22()
107 oct_mdio_writeq(smi_cmd.u64, p->register_base + SMI_CMD); in cavium_mdiobus_read_c45()
114 smi_rd.u64 = oct_mdio_readq(p->register_base + SMI_RD_DAT); in cavium_mdiobus_read_c45()
136 oct_mdio_writeq(smi_wr.u64, p->register_base + SMI_WR_DAT); in cavium_mdiobus_write_c22()
[all …]
Dmdio-octeon.c47 bus->register_base = devm_ioremap(&pdev->dev, mdio_phys, regsize); in octeon_mdiobus_probe()
48 if (!bus->register_base) { in octeon_mdiobus_probe()
55 oct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN); in octeon_mdiobus_probe()
58 snprintf(bus->mii_bus->id, MII_BUS_ID_SIZE, "%px", bus->register_base); in octeon_mdiobus_probe()
77 oct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN); in octeon_mdiobus_probe()
90 oct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN); in octeon_mdiobus_remove()
Dmdio-thunder.c87 bus->register_base = nexus->bar0 + in thunder_mdiobus_pci_probe()
92 oct_mdio_writeq(smi_en.u64, bus->register_base + SMI_EN); in thunder_mdiobus_pci_probe()
132 oct_mdio_writeq(0, bus->register_base + SMI_EN); in thunder_mdiobus_pci_remove()
Dmdio-cavium.h93 void __iomem *register_base; member
/drivers/gpio/
Dgpio-thunderx.c54 u8 __iomem *register_base; member
76 u64 bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_is_gpio_nowarn()
113 txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_dir_in()
125 void __iomem *reg = txgpio->register_base + in thunderx_gpio_set()
150 writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_dir_out()
169 bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_get_direction()
188 void __iomem *reg = txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_TX_SET; in thunderx_gpio_set_config()
199 bit_cfg = readq(txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_set_config()
238 writeq(bit_cfg, txgpio->register_base + bit_cfg_reg(line)); in thunderx_gpio_set_config()
262 u64 read_bits = readq(txgpio->register_base + (bank * GPIO_2ND_BANK) + GPIO_RX_DAT); in thunderx_gpio_get()
[all …]
Dgpio-octeon.c39 u64 register_base; member
46 cvmx_write_csr(gpio->register_base + bit_cfg_reg(offset), 0); in octeon_gpio_dir_in()
54 u64 reg = gpio->register_base + (value ? TX_SET : TX_CLEAR); in octeon_gpio_set()
69 cvmx_write_csr(gpio->register_base + bit_cfg_reg(offset), cfgx.u64); in octeon_gpio_dir_out()
76 u64 read_bits = cvmx_read_csr(gpio->register_base + RX_DAT); in octeon_gpio_get()
97 gpio->register_base = (u64)reg_base; in octeon_gpio_probe()
/drivers/spi/
Dspi-cavium.c24 mpi_sts.u64 = readq(p->register_base + OCTEON_SPI_STS(p)); in octeon_spi_wait_ready()
66 writeq(mpi_cfg.u64, p->register_base + OCTEON_SPI_CFG(p)); in octeon_spi_do_transfer()
78 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer()
85 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p)); in octeon_spi_do_transfer()
90 u64 v = readq(p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer()
102 writeq(d, p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer()
113 writeq(mpi_tx.u64, p->register_base + OCTEON_SPI_TX(p)); in octeon_spi_do_transfer()
118 u64 v = readq(p->register_base + OCTEON_SPI_DAT0(p) + (8 * i)); in octeon_spi_do_transfer()
Dspi-cavium-thunderx.c41 p->register_base = pcim_iomap(pdev, 0, pci_resource_len(pdev, 0)); in thunderx_spi_probe()
42 if (!p->register_base) { in thunderx_spi_probe()
103 writeq(0, p->register_base + OCTEON_SPI_CFG(p)); in thunderx_spi_remove()
Dspi-cavium-octeon.c38 p->register_base = reg_base; in octeon_spi_probe()
78 writeq(0, p->register_base + OCTEON_SPI_CFG(p)); in octeon_spi_remove()
Dspi-cavium.h18 void __iomem *register_base; member
/drivers/scsi/aic7xxx/
Daic79xx.reg3567 * Reading this register is equivalent to reading (register_base + SINDEX) and
3578 * Writing this register is equivalent to writing to (register_base + DINDEX)