Home
last modified time | relevance | path

Searched refs:rptr_addr (Results 1 – 11 of 11) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Damdgpu_ih.c72 ih->rptr_addr = dma_addr + ih->ring_size + 4; in amdgpu_ih_ring_init()
99 ih->rptr_addr = adev->wb.gpu_addr + rptr_offs * 4; in amdgpu_ih_ring_init()
134 amdgpu_device_wb_free(adev, (ih->rptr_addr - ih->gpu_addr) / 4); in amdgpu_ih_ring_fini()
Dsi_dma.c133 uint64_t rptr_addr; in si_dma_start() local
153 rptr_addr = ring->rptr_gpu_addr; in si_dma_start()
155 WREG32(DMA_RB_RPTR_ADDR_LO + sdma_offsets[i], lower_32_bits(rptr_addr)); in si_dma_start()
156 WREG32(DMA_RB_RPTR_ADDR_HI + sdma_offsets[i], upper_32_bits(rptr_addr) & 0xFF); in si_dma_start()
Damdgpu_ih.h65 uint64_t rptr_addr; member
Dgfx_v6_0.c2054 u64 rptr_addr; in gfx_v6_0_cp_gfx_resume() local
2082 rptr_addr = ring->rptr_gpu_addr; in gfx_v6_0_cp_gfx_resume()
2083 WREG32(mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v6_0_cp_gfx_resume()
2084 WREG32(mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF); in gfx_v6_0_cp_gfx_resume()
2151 u64 rptr_addr; in gfx_v6_0_cp_compute_resume() local
2168 rptr_addr = ring->rptr_gpu_addr; in gfx_v6_0_cp_compute_resume()
2169 WREG32(mmCP_RB1_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v6_0_cp_compute_resume()
2170 WREG32(mmCP_RB1_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF); in gfx_v6_0_cp_compute_resume()
2187 rptr_addr = ring->rptr_gpu_addr; in gfx_v6_0_cp_compute_resume()
2188 WREG32(mmCP_RB2_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v6_0_cp_compute_resume()
[all …]
Dgfx_v11_0.c3243 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v11_0_cp_gfx_resume() local
3268 rptr_addr = ring->rptr_gpu_addr; in gfx_v11_0_cp_gfx_resume()
3269 WREG32_SOC15(GC, 0, regCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v11_0_cp_gfx_resume()
3270 WREG32_SOC15(GC, 0, regCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & in gfx_v11_0_cp_gfx_resume()
3306 rptr_addr = ring->rptr_gpu_addr; in gfx_v11_0_cp_gfx_resume()
3307 WREG32_SOC15(GC, 0, regCP_RB1_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v11_0_cp_gfx_resume()
3308 WREG32_SOC15(GC, 0, regCP_RB1_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & in gfx_v11_0_cp_gfx_resume()
Dgfx_v7_0.c2532 u64 rb_addr, rptr_addr; in gfx_v7_0_cp_gfx_resume() local
2563 rptr_addr = ring->rptr_gpu_addr; in gfx_v7_0_cp_gfx_resume()
2564 WREG32(mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v7_0_cp_gfx_resume()
2565 WREG32(mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF); in gfx_v7_0_cp_gfx_resume()
Dgfx_v10_0.c6087 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v10_0_cp_gfx_resume() local
6115 rptr_addr = ring->rptr_gpu_addr; in gfx_v10_0_cp_gfx_resume()
6116 WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v10_0_cp_gfx_resume()
6117 WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & in gfx_v10_0_cp_gfx_resume()
6153 rptr_addr = ring->rptr_gpu_addr; in gfx_v10_0_cp_gfx_resume()
6154 WREG32_SOC15(GC, 0, mmCP_RB1_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v10_0_cp_gfx_resume()
6155 WREG32_SOC15(GC, 0, mmCP_RB1_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & in gfx_v10_0_cp_gfx_resume()
Dgfx_v8_0.c4242 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v8_0_cp_gfx_resume() local
4268 rptr_addr = ring->rptr_gpu_addr; in gfx_v8_0_cp_gfx_resume()
4269 WREG32(mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v8_0_cp_gfx_resume()
4270 WREG32(mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & 0xFF); in gfx_v8_0_cp_gfx_resume()
Dgfx_v9_0.c3098 u64 rb_addr, rptr_addr, wptr_gpu_addr; in gfx_v9_0_cp_gfx_resume() local
3122 rptr_addr = ring->rptr_gpu_addr; in gfx_v9_0_cp_gfx_resume()
3123 WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr)); in gfx_v9_0_cp_gfx_resume()
3124 …WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) & CP_RB_RPTR_ADDR_HI__RB_RPTR_… in gfx_v9_0_cp_gfx_resume()
/drivers/gpu/drm/msm/adreno/
Da5xx_gpu.h113 uint64_t rptr_addr; member
Da5xx_preempt.c210 a5xx_gpu->preempt[i]->rptr_addr = shadowptr(a5xx_gpu, gpu->rb[i]); in a5xx_preempt_hw_init()