Home
last modified time | relevance | path

Searched refs:tmds_clk (Results 1 – 6 of 6) sorted by relevance

/drivers/phy/mediatek/
Dphy-mtk-hdmi-mt8195.c213 u64 tmds_clk, pixel_clk, da_hdmitx21_ref_ck, ns_hdmipll_ck, pcw; in mtk_hdmi_pll_calc() local
219 tmds_clk = pixel_clk; in mtk_hdmi_pll_calc()
221 if (tmds_clk < 25 * MEGA || tmds_clk > 594 * MEGA) in mtk_hdmi_pll_calc()
224 if (tmds_clk >= 340 * MEGA) in mtk_hdmi_pll_calc()
238 if (tmds_clk < 54 * MEGA) in mtk_hdmi_pll_calc()
240 else if (tmds_clk >= 54 * MEGA && (tmds_clk * 100) < 14835 * MEGA) in mtk_hdmi_pll_calc()
242 else if ((tmds_clk * 100) >= 14835 * MEGA && (tmds_clk * 10) < 2967 * MEGA) in mtk_hdmi_pll_calc()
244 else if ((tmds_clk * 10) >= 2967 * MEGA && tmds_clk <= 594 * MEGA) in mtk_hdmi_pll_calc()
254 ns_hdmipll_ck = 5 * tmds_clk * txposdiv * txpredivs[i]; in mtk_hdmi_pll_calc()
306 u32 tmds_clk; in mtk_hdmi_pll_drv_setting() local
[all …]
/drivers/phy/amlogic/
Dphy-meson8-hdmi-tx.c37 struct clk *tmds_clk; member
44 return clk_prepare_enable(priv->tmds_clk); in phy_meson8_hdmi_tx_init()
51 clk_disable_unprepare(priv->tmds_clk); in phy_meson8_hdmi_tx_exit()
62 if (clk_get_rate(priv->tmds_clk) >= 2970UL * 1000 * 1000) in phy_meson8_hdmi_tx_power_on()
127 priv->tmds_clk = devm_clk_get(&pdev->dev, NULL); in phy_meson8_hdmi_tx_probe()
128 if (IS_ERR(priv->tmds_clk)) in phy_meson8_hdmi_tx_probe()
129 return PTR_ERR(priv->tmds_clk); in phy_meson8_hdmi_tx_probe()
/drivers/gpu/drm/sun4i/
Dsun4i_hdmi_tmds_clk.c231 hdmi->tmds_clk = devm_clk_register(hdmi->dev, &tmds->hw); in sun4i_tmds_create()
232 if (IS_ERR(hdmi->tmds_clk)) in sun4i_tmds_create()
233 return PTR_ERR(hdmi->tmds_clk); in sun4i_tmds_create()
Dsun4i_hdmi_enc.c97 clk_disable_unprepare(hdmi->tmds_clk); in sun4i_hdmi_disable()
112 clk_set_rate(hdmi->tmds_clk, mode->crtc_clock * 1000); in sun4i_hdmi_enable()
163 clk_prepare_enable(hdmi->tmds_clk); in sun4i_hdmi_enable()
188 rounded_rate = clk_round_rate(hdmi->tmds_clk, rate); in sun4i_hdmi_mode_valid()
572 hdmi->ddc_parent_clk = hdmi->tmds_clk; in sun4i_hdmi_bind()
Dsun4i_hdmi.h265 struct clk *tmds_clk; member
/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy_8996.c223 u64 tmds_clk; in pll_calculate() local
240 tmds_clk = pix_clk >> 2; in pll_calculate()
242 tmds_clk = pix_clk; in pll_calculate()
273 DBG("tmds clk: %llu", tmds_clk); in pll_calculate()