Home
last modified time | relevance | path

Searched refs:X86_CR4_PSE (Results 1 – 9 of 9) sorted by relevance

/arch/x86/include/uapi/asm/
Dprocessor-flags.h104 #define X86_CR4_PSE _BITUL(X86_CR4_PSE_BIT) macro
/arch/x86/kvm/
Dkvm_cache_regs.h14 #define X86_CR4_PDPTR_BITS (X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_SMEP)
Dmmu.h39 #define KVM_MMU_CR4_ROLE_BITS (X86_CR4_PSE | X86_CR4_PAE | X86_CR4_LA57 | \
Dx86.h195 return kvm_is_cr4_bit_set(vcpu, X86_CR4_PSE); in is_pse()
/arch/x86/mm/
Dinit.c246 cr4_set_bits_and_update_boot(X86_CR4_PSE); in probe_page_size_mask()
/arch/x86/xen/
Denlighten_pv.c1007 cr4 &= ~(X86_CR4_PGE | X86_CR4_PSE | X86_CR4_PCE); in xen_write_cr4()
/arch/x86/include/asm/
Dkvm_host.h124 | X86_CR4_PSE | X86_CR4_PAE | X86_CR4_MCE \
/arch/x86/kvm/vmx/
Dvmx.c3474 hw_cr4 |= X86_CR4_PSE; in vmx_set_cr4()
7680 cr4_fixed1_update(X86_CR4_PSE, edx, feature_bit(PSE)); in nested_vmx_cr_fixed1_bits_update()
/arch/x86/kvm/mmu/
Dmmu.c208 BUILD_MMU_ROLE_REGS_ACCESSOR(cr4, pse, X86_CR4_PSE);