Home
last modified time | relevance | path

Searched refs:IMGU_REG_BASE (Results 1 – 2 of 2) sorted by relevance

/drivers/staging/media/ipu3/
Dipu3-abi.h76 #define IMGU_REG_BASE 0x4000 macro
78 #define IMGU_REG_ISP_CTRL (IMGU_REG_BASE + 0x00)
92 #define IMGU_REG_ISP_START_ADDR (IMGU_REG_BASE + 0x04)
93 #define IMGU_REG_ISP_ICACHE_ADDR (IMGU_REG_BASE + 0x10)
94 #define IMGU_REG_ISP_PC (IMGU_REG_BASE + 0x1c)
97 #define IMGU_REG_SP_CTRL(sp) (IMGU_REG_BASE + (sp) * 0x100 + 0x100)
99 #define IMGU_REG_SP_START_ADDR(sp) (IMGU_REG_BASE + (sp) * 0x100 + 0x104)
100 #define IMGU_REG_SP_ICACHE_ADDR(sp) (IMGU_REG_BASE + (sp) * 0x100 + 0x11c)
101 #define IMGU_REG_SP_CTRL_SINK(sp) (IMGU_REG_BASE + (sp) * 0x100 + 0x130)
102 #define IMGU_REG_SP_PC(sp) (IMGU_REG_BASE + (sp) * 0x100 + 0x134)
[all …]
Dipu3-mmu.c41 #define IMGU_REG_BASE 0x4000 macro
42 #define REG_TLB_INVALIDATE (IMGU_REG_BASE + 0x300)
44 #define REG_L1_PHYS (IMGU_REG_BASE + 0x304) /* 27-bit pfn */
45 #define REG_GP_HALT (IMGU_REG_BASE + 0x5dc)
46 #define REG_GP_HALTED (IMGU_REG_BASE + 0x5e0)