Home
last modified time | relevance | path

Searched refs:divr (Results 1 – 3 of 3) sorted by relevance

/drivers/clk/analogbits/
Dwrpll-cln28hpc.c302 c->divr = best_r - 1; in wrpll_configure_for_rate()
347 n = div_u64(n, c->divr + 1); in wrpll_calc_output_rate()
/drivers/media/dvb-frontends/
Dsi2165.c204 u8 divr = 1; /* 1..7 */ in si2165_init_pll() local
220 divr = 2; in si2165_init_pll()
227 divr = 2; in si2165_init_pll()
233 if (1624000000u * divr > ref_freq_hz * 2u * 63u) in si2165_init_pll()
237 divn = 1624000000u * divr / (ref_freq_hz * 2u * divp); in si2165_init_pll()
242 state->fvco_hz = ref_freq_hz / divr in si2165_init_pll()
251 buf[3] = divr; in si2165_init_pll()
/drivers/clk/sifive/
Dsifive-prci.c63 c->divr = v; in __prci_wrpll_unpack()
103 r |= c->divr << PRCI_COREPLLCFG0_DIVR_SHIFT; in __prci_wrpll_pack()