Home
last modified time | relevance | path

Searched +full:0 +full:x007fffff (Results 1 – 25 of 41) sorted by relevance

12

/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh2a/
Dfpu.c21 #define FPSCR_RCHG 0x00000000
32 asm volatile("sts.l fpul, @-%0\n\t" in save_fpu()
33 "sts.l fpscr, @-%0\n\t" in save_fpu()
34 "fmov.s fr15, @-%0\n\t" in save_fpu()
35 "fmov.s fr14, @-%0\n\t" in save_fpu()
36 "fmov.s fr13, @-%0\n\t" in save_fpu()
37 "fmov.s fr12, @-%0\n\t" in save_fpu()
38 "fmov.s fr11, @-%0\n\t" in save_fpu()
39 "fmov.s fr10, @-%0\n\t" in save_fpu()
40 "fmov.s fr9, @-%0\n\t" in save_fpu()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Datmel,at91-pinctrl.txt37 0xffffffff 0xffc00c3b /* pioA */
38 0xffffffff 0x7fff3ccf /* pioB */
39 0xffffffff 0x007fffff /* pioC */
80 => 0xffc00c3b
85 The PERIPH 0 means gpio, PERIPH 1 is periph A, PERIPH 2 is periph B...
86 PIN_BANK 0 is pioA, PIN_BANK 1 is pioB...
89 PULL_UP (1 << 0): indicate this pin needs a pull up.
102 OUTPUT_VAL (1 << 8): output val (1 = high, 0 = low)
103 SLEWRATE (1 << 9): slew rate of the pin: 0 = disable, 1 = enable
105 DEBOUNCE_VAL (0x3fff << 17): debounce value.
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/
Dsnps,dw-wdt.yaml52 default: [0x0001000 0x0002000 0x0004000 0x0008000
53 0x0010000 0x0020000 0x0040000 0x0080000
54 0x0100000 0x0200000 0x0400000 0x0800000
55 0x1000000 0x2000000 0x4000000 0x8000000]
70 reg = <0xffd02000 0x1000>;
71 interrupts = <0 171 4>;
79 reg = <0xffd02000 0x1000>;
80 interrupts = <0 171 4>;
83 snps,watchdog-tops = <0x000000FF 0x000001FF 0x000003FF
84 0x000007FF 0x0000FFFF 0x0001FFFF
[all …]
/kernel/linux/linux-5.10/arch/mips/math-emu/
Dsp_sqrt.c34 /* sqrt(0) = 0 */ in ieee754sp_sqrt()
60 if (m == 0) { /* subnormal x */ in ieee754sp_sqrt()
61 for (i = 0; (ix & 0x00800000) == 0; i++) in ieee754sp_sqrt()
66 ix = (ix & 0x007fffff) | 0x00800000; in ieee754sp_sqrt()
73 s = 0; in ieee754sp_sqrt()
74 q = 0; /* q = sqrt(x) */ in ieee754sp_sqrt()
75 r = 0x01000000; /* r = moving bit from right to left */ in ieee754sp_sqrt()
77 while (r != 0) { in ieee754sp_sqrt()
88 if (ix != 0) { in ieee754sp_sqrt()
99 ix = (q >> 1) + 0x3f000000; in ieee754sp_sqrt()
/kernel/linux/linux-5.10/arch/powerpc/platforms/embedded6xx/
Dmpc10x.h24 * Processor: 0x80000000 - 0x807fffff -> PCI I/O: 0x00000000 - 0x007fffff
25 * Processor: 0xc0000000 - 0xdfffffff -> PCI MEM: 0x00000000 - 0x1fffffff
26 * PCI MEM: 0x80000000 -> Processor System Memory: 0x00000000
29 * Processor: 0xfe000000 - 0xfebfffff -> PCI I/O: 0x00000000 - 0x00bfffff
30 * Processor: 0x80000000 - 0xbfffffff -> PCI MEM: 0x80000000 - 0xbfffffff
31 * PCI MEM: 0x00000000 -> Processor System Memory: 0x00000000
40 #define MPC10X_BRIDGE_8240 ((0x0003 << 16) | PCI_VENDOR_ID_MOTOROLA)
41 #define MPC10X_BRIDGE_107 ((0x0004 << 16) | PCI_VENDOR_ID_MOTOROLA)
42 #define MPC10X_BRIDGE_8245 ((0x0006 << 16) | PCI_VENDOR_ID_MOTOROLA)
49 #define MPC10X_MAPA_CNFG_ADDR 0x80000cf8
[all …]
/kernel/linux/linux-5.10/drivers/regulator/
Dqcom_rpm-regulator.c67 .mV = { 0, 0x00000FFF, 0 },
68 .ip = { 0, 0x00FFF000, 12 },
69 .fm = { 0, 0x03000000, 24 },
70 .pc = { 0, 0x3C000000, 26 },
71 .pf = { 0, 0xC0000000, 30 },
72 .pd = { 1, 0x00000001, 0 },
73 .ia = { 1, 0x00001FFE, 1 },
78 .mV = { 0, 0x00000FFF, 0 },
79 .ip = { 0, 0x00FFF000, 12 },
80 .fm = { 0, 0x03000000, 24 },
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/xilinx/
Dxilinx_axienet.h31 #define XAE_OPTION_PROMISC (1 << 0)
74 #define XAXIDMA_TX_CR_OFFSET 0x00000000 /* Channel control */
75 #define XAXIDMA_TX_SR_OFFSET 0x00000004 /* Status */
76 #define XAXIDMA_TX_CDESC_OFFSET 0x00000008 /* Current descriptor pointer */
77 #define XAXIDMA_TX_TDESC_OFFSET 0x00000010 /* Tail descriptor pointer */
79 #define XAXIDMA_RX_CR_OFFSET 0x00000030 /* Channel control */
80 #define XAXIDMA_RX_SR_OFFSET 0x00000034 /* Status */
81 #define XAXIDMA_RX_CDESC_OFFSET 0x00000038 /* Current descriptor pointer */
82 #define XAXIDMA_RX_TDESC_OFFSET 0x00000040 /* Tail descriptor pointer */
84 #define XAXIDMA_CR_RUNSTOP_MASK 0x00000001 /* Start/stop DMA channel */
[all …]
/kernel/linux/linux-5.10/drivers/dio/
Ddio.c41 { .name = "DIO mem", .start = 0x00600000, .end = 0x007fffff },
43 { .name = "DIO-II mem", .start = 0x01000000, .end = 0x1fffffff }
99 for (i = 0; i < ARRAY_SIZE(names); i++) in dio_getname()
108 static char dio_no_name[] = { 0 };
127 for (scode = 0; scode < DIO_SCMAX; scode++) { in dio_find()
180 return 0; in dio_init()
195 for (i = 0; i < dio_bus.num_resources; i++) in dio_init()
199 for (scode = 0; scode < DIO_SCMAX; ++scode) in dio_init()
201 u_char prid, secid = 0; /* primary, secondary ID bytes */ in dio_init()
228 return 0; in dio_init()
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-pxa/
Dpoodle.c120 [0] = {
121 .start = 0x10800000,
122 .end = 0x10800fff,
153 .devs = &poodle_pcmcia_scoop[0],
167 [0] = {
168 .start = 0x10000000,
169 .end = 0x10001fff,
185 .id = 0,
250 gpio_direction_output(POODLE_GPIO_SD_PWR, 0); in poodle_mci_init()
251 gpio_direction_output(POODLE_GPIO_SD_PWR1, 0); in poodle_mci_init()
[all …]
Dcorgi.c109 GPIO66_GPIO | MFP_LPM_DRIVE_HIGH, /* column 0 */
121 GPIO58_GPIO, /* row 0 */
151 [0] = {
152 .start = 0x10800000,
153 .end = 0x10800fff,
184 .devs = &corgi_pcmcia_scoop[0],
189 .ext_cntl = 0x00040003,
190 .sdram_mode_reg = 0x00650021,
191 .ext_timing_cntl = 0x10002a4a,
192 .io_cntl = 0x7ff87012,
[all …]
Dtosa.c135 GPIO58_GPIO | MFP_LPM_DRIVE_LOW, /* Column 0 */
146 GPIO69_GPIO | MFP_LPM_DRIVE_LOW, /* Row 0 */
168 [0] = {
170 .end = TOSA_CF_PHYS + 0xfff,
182 .id = 0,
195 [0] = {
196 .start = TOSA_SCOOP_PHYS + 0x40,
197 .end = TOSA_SCOOP_PHYS + 0xfff,
235 .devs = &tosa_pcmcia_scoop[0],
274 return 0; in tosa_mci_init()
[all …]
/kernel/linux/linux-5.10/drivers/hwmon/
Dlochnagar-hwmon.c53 LN2_CURR = 0,
74 u64 man = data & 0x007FFFFF; in float_to_long()
75 int exp = ((data & 0x7F800000) >> 23) - 127 - 23; in float_to_long()
76 bool negative = data & 0x80000000; in float_to_long()
83 else if (exp < 0) in float_to_long()
101 if (ret < 0) in do_measurement()
105 if (ret < 0) in do_measurement()
110 if (ret < 0) in do_measurement()
116 if (ret < 0) in do_measurement()
121 if (ret < 0) in do_measurement()
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/mips-boards/
Dbonito64.h42 #define BONITO_BOOT_BASE 0x1fc00000
43 #define BONITO_BOOT_SIZE 0x00100000
45 #define BONITO_FLASH_BASE 0x1c000000
46 #define BONITO_FLASH_SIZE 0x03000000
48 #define BONITO_SOCKET_BASE 0x1f800000
49 #define BONITO_SOCKET_SIZE 0x00400000
51 #define BONITO_REG_BASE 0x1fe00000
52 #define BONITO_REG_SIZE 0x00040000
54 #define BONITO_DEV_BASE 0x1ff00000
55 #define BONITO_DEV_SIZE 0x00100000
[all …]
/kernel/linux/linux-5.10/arch/arm/probes/kprobes/
Dopt-arm.c38 " sub sp, sp, #0xff\n"
42 " add r3, sp, #0xff\n"
51 * SP % 8 != 0 (SP % 4 == 0 should be ensured),
80 "1: .long 0\n"
83 "2: .long 0\n"
117 * kprobe in the address range. So always return 0.
121 return 0; in arch_check_optimized_kprobe()
124 /* Caller must ensure addr & 3 == 0 */
127 if (kp->ainsn.stack_space < 0) in can_optimize()
128 return 0; in can_optimize()
[all …]
/kernel/linux/linux-5.10/arch/sh/kernel/cpu/sh4/
Dfpu.c22 #define FPSCR_RCHG 0x00000000
46 asm volatile ("sts.l fpul, @-%0\n\t" in save_fpu()
47 "sts.l fpscr, @-%0\n\t" in save_fpu()
50 "fmov.s fr15, @-%0\n\t" in save_fpu()
51 "fmov.s fr14, @-%0\n\t" in save_fpu()
52 "fmov.s fr13, @-%0\n\t" in save_fpu()
53 "fmov.s fr12, @-%0\n\t" in save_fpu()
54 "fmov.s fr11, @-%0\n\t" in save_fpu()
55 "fmov.s fr10, @-%0\n\t" in save_fpu()
56 "fmov.s fr9, @-%0\n\t" in save_fpu()
[all …]
Dsoftfloat.c116 return a & LIT64(0x000FFFFFFFFFFFFF); in extractFloat64Frac()
126 return (a >> 52) & 0x7FF; in extractFloat64Exp()
131 return (a >> 23) & 0xFF; in extractFloat32Exp()
141 return a & 0x007FFFFF; in extractFloat32Frac()
153 if (count == 0) { in shift64RightJamming()
156 z = (a >> count) | ((a << ((-count) & 63)) != 0); in shift64RightJamming()
158 z = (a != 0); in shift64RightJamming()
174 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, in countLeadingZeros32()
175 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, in countLeadingZeros32()
176 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, in countLeadingZeros32()
[all …]
/kernel/linux/linux-5.10/arch/m68k/68000/
Dhead.S24 #define RAMEND (CONFIG_RAMBASE+CONFIG_RAMSIZE)-(CONFIG_MEMORY_RESERVE*0x100000)
51 .long 0
53 .long 0
55 .long 0
57 .long 0
69 .byte 0x4e, 0xfa, 0x00, 0x0a /* bra opcode (jmp 10 bytes) */
73 moveq #0, %d0
74 movew %d0, 0xfffff618 /* Watchdog off */
75 movel #0x00011f07, 0xfffff114 /* CS A1 Mask */
78 movew #0x2700, %sr /* disable all interrupts */
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/ni/
Dnixge.c26 #define XAXIDMA_TX_CR_OFFSET 0x00 /* Channel control */
27 #define XAXIDMA_TX_SR_OFFSET 0x04 /* Status */
28 #define XAXIDMA_TX_CDESC_OFFSET 0x08 /* Current descriptor pointer */
29 #define XAXIDMA_TX_TDESC_OFFSET 0x10 /* Tail descriptor pointer */
31 #define XAXIDMA_RX_CR_OFFSET 0x30 /* Channel control */
32 #define XAXIDMA_RX_SR_OFFSET 0x34 /* Status */
33 #define XAXIDMA_RX_CDESC_OFFSET 0x38 /* Current descriptor pointer */
34 #define XAXIDMA_RX_TDESC_OFFSET 0x40 /* Tail descriptor pointer */
36 #define XAXIDMA_CR_RUNSTOP_MASK 0x1 /* Start/stop DMA channel */
37 #define XAXIDMA_CR_RESET_MASK 0x4 /* Reset DMA engine */
[all …]
/kernel/linux/linux-5.10/arch/arm/mach-s3c/
Dmach-n30.c59 [0] = {
60 .hwport = 0,
61 .flags = 0,
62 .ucon = 0x2c5,
63 .ulcon = 0x03,
64 .ufcon = 0x51,
69 .flags = 0,
71 .ucon = 0x2c5,
72 .ulcon = 0x43,
73 .ufcon = 0x51,
[all …]
/kernel/linux/linux-5.10/arch/parisc/math-emu/
Dsgl_float.h38 #define Sgl_clear_signexponent(srcdst) Sall(srcdst) &= 0x007fffff
67 #define Sgl_isone_sign(sgl_value) (Is_ssign(sgl_value)!=0)
69 (Is_shiddenoverflow(sgl_value)!=0)
70 #define Sgl_isone_lowmantissa(sgl_value) (Is_slow(sgl_value)!=0)
71 #define Sgl_isone_signaling(sgl_value) (Is_ssignaling(sgl_value)!=0)
72 #define Sgl_is_signalingnan(sgl_value) (Ssignalingnan(sgl_value)==0x1ff)
73 #define Sgl_isnotzero(sgl_value) (Sall(sgl_value)!=0)
75 (Shiddenhigh7mantissa(sgl_value)!=0)
76 #define Sgl_isnotzero_low4(sgl_value) (Slow4(sgl_value)!=0)
77 #define Sgl_isnotzero_exponent(sgl_value) (Sexponent(sgl_value)!=0)
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dat91sam9260.dtsi40 #size-cells = <0>;
42 cpu@0 {
45 reg = <0>;
51 reg = <0x20000000 0x04000000>;
57 #clock-cells = <0>;
58 clock-frequency = <0>;
63 #clock-cells = <0>;
64 clock-frequency = <0>;
69 #clock-cells = <0>;
76 reg = <0x002ff000 0x2000>;
[all …]
/kernel/linux/linux-5.10/arch/powerpc/lib/
Dcode-patching.c29 asm ("dcbst 0, %0; sync; icbi 0,%1; sync; isync" :: "r" (patch_addr), in __patch_instruction()
32 return 0; in __patch_instruction()
58 return 0; in text_area_cpu_up()
64 return 0; in text_area_cpu_down()
81 return 0; in setup_text_poke_area()
104 return 0; in map_patch_area()
143 return 0; in unmap_patch_area()
196 pr_debug("Skipping init section patching addr: 0x%px\n", addr); in patch_instruction()
197 return 0; in patch_instruction()
216 * 0 6 30 31 in is_offset_in_branch_range()
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/sfc/
Dsiena.c52 FRF_CZ_TC_TIMER_VAL, 0); in siena_push_irq_moderation()
60 if (efx->fc_disable++ == 0) in siena_prepare_flush()
66 if (--efx->fc_disable == 0) in siena_finish_flush()
72 EFX_OWORD32(0x0003FFFF, 0x0003FFFF, 0x0003FFFF, 0x0003FFFF) },
74 EFX_OWORD32(0x000103FF, 0x00000000, 0x00000000, 0x00000000) },
76 EFX_OWORD32(0xFFFFFFFE, 0xFFFFFFFF, 0x0003FFFF, 0x00000000) },
78 EFX_OWORD32(0x7FFF0037, 0xFFFF8000, 0xFFFFFFFF, 0x03FFFFFF) },
80 EFX_OWORD32(0xFFFEFE80, 0x1FFFFFFF, 0x020000FE, 0x007FFFFF) },
82 EFX_OWORD32(0x001FFFFF, 0x00000000, 0x00000000, 0x00000000) },
84 EFX_OWORD32(0x00000003, 0x00000000, 0x00000000, 0x00000000) },
[all …]
/kernel/linux/linux-5.10/sound/pci/lx6464es/
Dlx_core.c23 0,
24 0x400,
25 0x401,
26 0x402,
27 0x403,
28 0x404,
29 0x405,
30 0x406,
31 0x407,
32 0x408,
[all …]
/kernel/linux/linux-5.10/sound/pci/asihpi/
Dhpi6205.c56 #define C6205_HSR_INTSRC 0x01
57 #define C6205_HSR_INTAVAL 0x02
58 #define C6205_HSR_INTAM 0x04
59 #define C6205_HSR_CFGERR 0x08
60 #define C6205_HSR_EEREAD 0x10
62 #define C6205_HDCR_WARMRESET 0x01
63 #define C6205_HDCR_DSPINT 0x02
64 #define C6205_HDCR_PCIBOOT 0x04
67 #define C6205_DSPP_MAP1 0x400
71 * of DSP memory mapped registers (starting at 0x01800000).
[all …]

12