Home
last modified time | relevance | path

Searched refs:uint32 (Results 1 – 25 of 639) sorted by relevance

12345678910>>...26

/device/board/isoftstone/yangfan/kernel/src/driv/net/rockchip_wlan/rkwifi/bcmdhd/include/
Dsbgci.h43 uint32 gci_corecaps0; /* 0x000 */
44 uint32 gci_corecaps1; /* 0x004 */
45 uint32 gci_corecaps2; /* 0x008 */
46 uint32 gci_corectrl; /* 0x00c */
47 uint32 gci_corestat; /* 0x010 */
48 uint32 gci_intstat; /* 0x014 */
49 uint32 gci_intmask; /* 0x018 */
50 uint32 gci_wakemask; /* 0x01c */
51 uint32 gci_levelintstat; /* 0x020 */
52 uint32 gci_eventintstat; /* 0x024 */
[all …]
Daidmp.h116 uint32 oobselina30; /* 0x000 */
117 uint32 oobselina74; /* 0x004 */
118 uint32 PAD[6];
119 uint32 oobselinb30; /* 0x020 */
120 uint32 oobselinb74; /* 0x024 */
121 uint32 PAD[6];
122 uint32 oobselinc30; /* 0x040 */
123 uint32 oobselinc74; /* 0x044 */
124 uint32 PAD[6];
125 uint32 oobselind30; /* 0x060 */
[all …]
Devent_log_payload.h39 uint32 timestamp;
40 uint32 cyclecount;
47 uint32 version;
58 uint32 version;
59 uint32 timestamp; /* PMU time, in milliseconds */
60 uint32 cyclecount;
61 uint32 cpu_freq;
96 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
97 uint32 stopped; /* flow control bitmap */
109 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
[all …]
Ddngl_stats.h109 uint32 capabilities; /* WIFI_CAPABILITY_XXX (self) */
130 uint32 preamble; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
131 uint32 nss; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
132 uint32 bw; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
133 uint32 rateMcsIdx; /* OFDM/CCK rate code would be as per ieee std
137 uint32 reserved; /* reserved */
138 uint32 bitrate; /* units of 100 Kbps */
142 uint32 preamble :3; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
143 uint32 nss :2; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
144 uint32 bw :3; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
[all …]
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/include/
Dsbgci.h50 uint32 gci_corecaps0; /* 0x000 */
51 uint32 gci_corecaps1; /* 0x004 */
52 uint32 gci_corecaps2; /* 0x008 */
53 uint32 gci_corectrl; /* 0x00c */
54 uint32 gci_corestat; /* 0x010 */
55 uint32 gci_intstat; /* 0x014 */
56 uint32 gci_intmask; /* 0x018 */
57 uint32 gci_wakemask; /* 0x01c */
58 uint32 gci_levelintstat; /* 0x020 */
59 uint32 gci_eventintstat; /* 0x024 */
[all …]
Dbcmpcispi.h41 uint32 spih_ctrl; /* 0x00 SPI Control Register */
42 uint32 spih_stat; /* 0x04 SPI Status Register */
43 uint32 spih_data; /* 0x08 SPI Data Register, 32-bits wide */
44 uint32 spih_ext; /* 0x0C SPI Extension Register */
45 uint32 PAD[4]; /* 0x10-0x1F PADDING */
47 uint32 spih_gpio_ctrl; /* 0x20 SPI GPIO Control Register */
48 uint32 spih_gpio_data; /* 0x24 SPI GPIO Data Register */
49 uint32 PAD[6]; /* 0x28-0x3F PADDING */
51 uint32 spih_int_edge; /* 0x40 SPI Interrupt Edge Register (0=Level, 1=Edge) */
52 uint32 spih_int_pol; /* 0x44 SPI Interrupt Polarity Register (0=Active Low, */
[all …]
Daidmp.h121 uint32 oobselina30; /* 0x000 */
122 uint32 oobselina74; /* 0x004 */
123 uint32 PAD[6];
124 uint32 oobselinb30; /* 0x020 */
125 uint32 oobselinb74; /* 0x024 */
126 uint32 PAD[6];
127 uint32 oobselinc30; /* 0x040 */
128 uint32 oobselinc74; /* 0x044 */
129 uint32 PAD[6];
130 uint32 oobselind30; /* 0x060 */
[all …]
Dsbhndarm.h45 uint32 corecontrol; /* 0x0 */
46 uint32 corestatus; /* 0x4 */
47 uint32 PAD[1];
48 uint32 biststatus; /* 0xc */
49 uint32 nmiisrst; /* 0x10 */
50 uint32 nmimask; /* 0x14 */
51 uint32 isrmask; /* 0x18 */
52 uint32 PAD[1];
53 uint32 resetlog; /* 0x20 */
54 uint32 gpioselect; /* 0x24 */
[all …]
Devent_log_payload.h46 uint32 timestamp;
47 uint32 cyclecount;
54 uint32 version;
65 uint32 version;
66 uint32 timestamp; /* PMU time, in milliseconds */
67 uint32 cyclecount;
68 uint32 cpu_freq;
102 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
103 uint32 stopped; /* flow control bitmap */
115 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
[all …]
Dwlioctl.h86 uint32 num;
100 uint32 version;
101 uint32 flags;
108 uint32 data_len;
157 uint32 packetId;
170 uint32 channel;
182 uint32 flag;
193 uint32 assoc_req; /**< offset to association request frame */
194 uint32 assoc_req_len; /**< association request frame length */
195 uint32 assoc_rsp; /**< offset to association response frame */
[all …]
/device/board/kaihong/khdvk_3566b/wifi/bcmdhd_hdf/bcmdhd/include/
Dsbgci.h50 uint32 gci_corecaps0; /* 0x000 */
51 uint32 gci_corecaps1; /* 0x004 */
52 uint32 gci_corecaps2; /* 0x008 */
53 uint32 gci_corectrl; /* 0x00c */
54 uint32 gci_corestat; /* 0x010 */
55 uint32 gci_intstat; /* 0x014 */
56 uint32 gci_intmask; /* 0x018 */
57 uint32 gci_wakemask; /* 0x01c */
58 uint32 gci_levelintstat; /* 0x020 */
59 uint32 gci_eventintstat; /* 0x024 */
[all …]
Dbcmpcispi.h40 uint32 spih_ctrl; /* 0x00 SPI Control Register */
41 uint32 spih_stat; /* 0x04 SPI Status Register */
42 uint32 spih_data; /* 0x08 SPI Data Register, 32-bits wide */
43 uint32 spih_ext; /* 0x0C SPI Extension Register */
44 uint32 PAD[4]; /* 0x10-0x1F PADDING */
46 uint32 spih_gpio_ctrl; /* 0x20 SPI GPIO Control Register */
47 uint32 spih_gpio_data; /* 0x24 SPI GPIO Data Register */
48 uint32 PAD[6]; /* 0x28-0x3F PADDING */
50 uint32
52 uint32
[all …]
Daidmp.h120 uint32 oobselina30; /* 0x000 */
121 uint32 oobselina74; /* 0x004 */
122 uint32 PAD[6];
123 uint32 oobselinb30; /* 0x020 */
124 uint32 oobselinb74; /* 0x024 */
125 uint32 PAD[6];
126 uint32 oobselinc30; /* 0x040 */
127 uint32 oobselinc74; /* 0x044 */
128 uint32 PAD[6];
129 uint32 oobselind30; /* 0x060 */
[all …]
Dsbhndarm.h44 uint32 corecontrol; /* 0x0 */
45 uint32 corestatus; /* 0x4 */
46 uint32 PAD[1];
47 uint32 biststatus; /* 0xc */
48 uint32 nmiisrst; /* 0x10 */
49 uint32 nmimask; /* 0x14 */
50 uint32 isrmask; /* 0x18 */
51 uint32 PAD[1];
52 uint32 resetlog; /* 0x20 */
53 uint32 gpioselect; /* 0x24 */
[all …]
Devent_log_payload.h45 uint32 timestamp;
46 uint32 cyclecount;
53 uint32 version;
64 uint32 version;
65 uint32 timestamp; /* PMU time, in milliseconds */
66 uint32 cyclecount;
67 uint32 cpu_freq;
106 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
107 uint32 stopped; /* flow control bitmap */
121 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
[all …]
Dwlioctl.h86 uint32 num;
100 uint32 version;
101 uint32 flags;
108 uint32 data_len;
158 uint32 packetId;
170 uint32 channel;
182 uint32 flag;
193 uint32 assoc_req; /**< offset to association request frame */
194 uint32 assoc_req_len; /**< association request frame length */
195 uint32 assoc_rsp; /**< offset to association response frame */
[all …]
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/net/wireless/bcmdhd/include/
Dsbgci.h47 uint32 gci_corecaps0; /* 0x000 */
48 uint32 gci_corecaps1; /* 0x004 */
49 uint32 gci_corecaps2; /* 0x008 */
50 uint32 gci_corectrl; /* 0x00c */
51 uint32 gci_corestat; /* 0x010 */
52 uint32 gci_intstat; /* 0x014 */
53 uint32 gci_intmask; /* 0x018 */
54 uint32 gci_wakemask; /* 0x01c */
55 uint32 gci_levelintstat; /* 0x020 */
56 uint32 gci_eventintstat; /* 0x024 */
[all …]
Dbcmpcispi.h41 uint32 spih_ctrl; /* 0x00 SPI Control Register */
42 uint32 spih_stat; /* 0x04 SPI Status Register */
43 uint32 spih_data; /* 0x08 SPI Data Register, 32-bits wide */
44 uint32 spih_ext; /* 0x0C SPI Extension Register */
45 uint32 PAD[4]; /* 0x10-0x1F PADDING */
47 uint32 spih_gpio_ctrl; /* 0x20 SPI GPIO Control Register */
48 uint32 spih_gpio_data; /* 0x24 SPI GPIO Data Register */
49 uint32 PAD[6]; /* 0x28-0x3F PADDING */
51 uint32 spih_int_edge; /* 0x40 SPI Interrupt Edge Register (0=Level, 1=Edge) */
52 uint32 spih_int_pol; /* 0x44 SPI Interrupt Polarity Register (0=Active Low, */
[all …]
Daidmp.h121 uint32 oobselina30; /* 0x000 */
122 uint32 oobselina74; /* 0x004 */
123 uint32 PAD[6];
124 uint32 oobselinb30; /* 0x020 */
125 uint32 oobselinb74; /* 0x024 */
126 uint32 PAD[6];
127 uint32 oobselinc30; /* 0x040 */
128 uint32 oobselinc74; /* 0x044 */
129 uint32 PAD[6];
130 uint32 oobselind30; /* 0x060 */
[all …]
Devent_log_payload.h72 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
73 uint32 stopped; /* flow control bitmap */
85 uint32 bsscfg_map; /* bitmap of bsscfg indexes associated with this queue */
86 uint32 stopped; /* flow control bitmap */
87 uint32 hw_stopped; /* flow control bitmap */
104 uint32 flags; /* cubby specficic flags */
138 uint32 flags; /* misc flags */
147 uint32 released_bytes_inflight; /* Number of bytes pending in bytes */
148 uint32 released_bytes_target;
180 uint32 w[1]; /* var len array of words */
[all …]
Dwlioctl.h56 uint32 num;
70 uint32 data_len;
120 uint32 packetId;
133 uint32 channel;
145 uint32 flag;
156 uint32 assoc_req; /**< offset to association request frame */
157 uint32 assoc_req_len; /**< association request frame length */
158 uint32 assoc_rsp; /**< offset to association response frame */
159 uint32 assoc_rsp_len; /**< association response frame length */
160 uint32 bcn; /**< offset to AP beacon */
[all …]
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/
Ddngl_stats.h109 uint32 capabilities; /* WIFI_CAPABILITY_XXX (self) */
130 uint32 preamble; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
131 uint32 nss; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
132 uint32 bw; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
133 uint32 rateMcsIdx; /* OFDM/CCK rate code would be as per ieee std
137 uint32 reserved; /* reserved */
138 uint32 bitrate; /* units of 100 Kbps */
142 uint32 preamble :3; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
143 uint32 nss :2; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
144 uint32 bw :3; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
[all …]
/device/board/kaihong/khdvk_3566b/wifi/bcmdhd_hdf/bcmdhd/
Ddngl_stats.h114 uint32 capabilities; /* WIFI_CAPABILITY_XXX (self) */
135 uint32 preamble; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
136 uint32 nss; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
137 uint32 bw; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
138 uint32 rateMcsIdx; /* OFDM/CCK rate code would be as per ieee std
142 uint32 reserved; /* reserved */
143 uint32 bitrate; /* units of 100 Kbps */
147 uint32 preamble : 3; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
148 uint32 nss : 2; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
149 uint32 bw : 3; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
[all …]
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/net/wireless/bcmdhd/
Ddngl_stats.h107 uint32 capabilities; /* WIFI_CAPABILITY_XXX (self) */
126 uint32 preamble; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
127 uint32 nss; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
128 uint32 bw; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
129 uint32 rateMcsIdx; /* OFDM/CCK rate code would be as per ieee std
133 uint32 reserved; /* reserved */
134 uint32 bitrate; /* units of 100 Kbps */
138 uint32 preamble :3; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
139 uint32 nss :2; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
140 uint32 bw :3; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
[all …]
/device/board/isoftstone/yangfan/kernel/src/driv/net/rockchip_wlan/rkwifi/bcmdhd/
Dwifi_stats.h97 uint32 capabilities; /* WIFI_CAPABILITY_XXX (self) */
118 uint32 preamble; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
119 uint32 nss; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
120 uint32 bw; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
121 uint32 rateMcsIdx; /* OFDM/CCK rate code would be as per ieee std
125 uint32 reserved; /* reserved */
126 uint32 bitrate; /* units of 100 Kbps */
130 uint32 preamble :3; /* 0: OFDM, 1:CCK, 2:HT 3:VHT 4..7 reserved */
131 uint32 nss :2; /* 0:1x1, 1:2x2, 3:3x3, 4:4x4 */
132 uint32 bw :3; /* 0:20MHz, 1:40Mhz, 2:80Mhz, 3:160Mhz */
[all …]

12345678910>>...26