Home
last modified time | relevance | path

Searched refs:Reg (Results 1 – 25 of 25) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dls1021a-moxa-uc-8410a.dts182 <3 0x11 0 0x4415>, /* Reg 3,17 */
183 <3 0x10 0 0x77>; /* Reg 3,16 */
190 <3 0x11 0 0x4415>, /* Reg 3,17 */
191 <3 0x10 0 0x77>; /* Reg 3,16 */
198 <3 0x11 0 0x4415>, /* Reg 3,17 */
199 <3 0x10 0 0x77>; /* Reg 3,16 */
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dalc5623.txt10 - add-ctrl: Default register value for Reg-40h, Additional Control
14 - jack-det-ctrl: Default register value for Reg-5Ah, Jack Detect
/kernel/linux/linux-5.10/drivers/usb/serial/
Dio_ionsp.h193 #define MAKE_CMD_WRITE_REG(ppBuf, pLen, Port, Reg, Val) \ argument
196 IOSP_WRITE_UART_REG(Reg)); \
/kernel/linux/linux-5.10/arch/mips/boot/dts/cavium-octeon/
Docteon_3xxx.dts19 <2 0x15 0xffcf 0>, /* Reg 2,21 Clear bits 4, 5 */
21 <3 0x11 0 0x442a>, /* Reg 3,17 <- 0442a */
23 <3 0x10 0 0x0242>; /* Reg 3,16 <- 0x0242 */
31 <2 0x15 0xffcf 0>, /* Reg 2,21 Clear bits 4, 5 */
33 <3 0x11 0 0x442a>, /* Reg 3,17 <- 0442a */
35 <3 0x10 0 0x0242>; /* Reg 3,16 <- 0x0242 */
Docteon_68xx.dts65 <2 0x15 0xffcf 0>, /* Reg 2,21 Clear bits 4, 5 */
67 <3 0x11 0 0x442a>, /* Reg 3,17 <- 0442a */
69 <3 0x10 0 0x0242>; /* Reg 3,16 <- 0x0242 */
/kernel/uniproton/src/arch/cpu/armv7-m/cortex-m4/
Dprt_hw_exc.S83 @Fault Reg valid exception bit
220 @ Clear Exeption status Reg
225 @Clear Hardfault status Reg
253 …SUB R13, #OS_NORMAL_PUSH_SP_AUTO @ first add 8*4 Bytes Revs (for Reg. STMFD xPSR, PC, LR,…
/kernel/linux/linux-5.10/Documentation/driver-api/media/drivers/
Dcx2341x-devel.rst2882 Normally = Reg 2854 >> 2
2892 Normally = Reg 2854 >> 2
2921 Normally = Reg 2854 >> 1
2931 Normally = Reg 2854 >> 1
2941 correctly set the divider in Reg 2874.
2944 Reg 2854 = (source_width * 0x00200000) / destination_width
2945 Reg 2874 = No divide
2948 Reg 2854 = (source_width/2 * 0x00200000) / destination width
2949 Reg 2874 = Divide by 2
2952 Reg 2854 = (source_width/4 * 0x00200000) / destination width
[all …]
/kernel/linux/linux-5.10/Documentation/hwmon/
Dsmsc47b397.rst95 Reg 0x28 = 0x9B
96 Reg 0x29 = 0x08
184 OUT DX,AL ;Point to LD# Config Reg
/kernel/linux/linux-5.10/drivers/media/dvb-frontends/
Dtda18271c2dd.c141 static int WriteReg(struct tda_state *state, u8 SubAddr, u8 Reg) in WriteReg() argument
143 u8 msg[2] = {SubAddr, Reg}; in WriteReg()
163 static int UpdateReg(struct tda_state *state, u8 Reg) in UpdateReg() argument
165 return WriteReg(state, Reg, state->m_Regs[Reg]); in UpdateReg()
/kernel/linux/linux-5.10/arch/arm/boot/compressed/
Dhead-sharpsl.S103 .word 0x08010000 @ w100 Chip ID Reg Address
/kernel/linux/linux-5.10/arch/arc/kernel/
Dentry-compact.S189 sr r8, [AUX_IRQ_LV12] ; clear bit in Sticky Status Reg
244 sr r8, [AUX_IRQ_LV12] ; clear bit in Sticky Status Reg
Dentry.S323 ; NOTE: SP will grow up by size of CALLEE Reg-File
/kernel/linux/linux-5.10/drivers/scsi/aic94xx/
Daic94xx_reg_def.h502 #define CSEQm_CIO_REG(Mode, Reg) \ argument
504 ((u32) (Mode) * CSEQ_MODE_PAGE_SIZE) + (u32) (Reg))
838 #define LmSEQ_PHY_REG(Mode, LinkNum, Reg) \ argument
839 (LmSEQ_PHY_BASE(Mode, LinkNum) + (u32) (Reg))
/kernel/linux/linux-5.10/drivers/video/fbdev/sis/
Dvstruct.h103 unsigned char Reg[16]; member
Dinit301.c8207 SiS_SetCH700x(SiS_Pr,0x00,CHTVRegData[resindex].Reg[0]); /* Mode register */ in SiS_SetCHTVReg()
8208 SiS_SetCH700x(SiS_Pr,0x07,CHTVRegData[resindex].Reg[1]); /* Start active video register */ in SiS_SetCHTVReg()
8209 SiS_SetCH700x(SiS_Pr,0x08,CHTVRegData[resindex].Reg[2]); /* Position overflow register */ in SiS_SetCHTVReg()
8210 SiS_SetCH700x(SiS_Pr,0x0a,CHTVRegData[resindex].Reg[3]); /* Horiz Position register */ in SiS_SetCHTVReg()
8211 SiS_SetCH700x(SiS_Pr,0x0b,CHTVRegData[resindex].Reg[4]); /* Vertical Position register */ in SiS_SetCHTVReg()
8307 temp = CHTVRegData[resindex].Reg[0]; in SiS_SetCHTVReg()
8311 SiS_SetCH701x(SiS_Pr,0x01,CHTVRegData[resindex].Reg[1]); in SiS_SetCHTVReg()
8312 SiS_SetCH701x(SiS_Pr,0x02,CHTVRegData[resindex].Reg[2]); in SiS_SetCHTVReg()
8313 SiS_SetCH701x(SiS_Pr,0x04,CHTVRegData[resindex].Reg[3]); in SiS_SetCHTVReg()
8314 SiS_SetCH701x(SiS_Pr,0x03,CHTVRegData[resindex].Reg[4]); in SiS_SetCHTVReg()
[all …]
/kernel/linux/linux-5.10/arch/arm/mm/
Dcache-v7m.S142 orr r5, r5, r6 @ Reg = (Temp<<WayShift)|(NumSets<<SetShift)
Dcache-v7.S64 orr r5, r5, r6 @ Reg = (Temp<<WayShift)|(NumSets<<SetShift)
/kernel/linux/linux-5.10/arch/m68k/fpsp040/
Dutil.S636 | | 0 | Size | Dest Reg # |
/kernel/linux/linux-5.10/arch/arc/
DKconfig412 bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6 and/or DSP)"
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0016_linux_drivers_crypto.patch7178 +/* Secure Memory Register Offset from JR Base Reg*/
D0038_linux_drivers_mxc.patch166978 + /* Enable TIMEOUT bits in Reg[1] */
167007 + /* Enable TIMEOUT bits in Reg[1] */
167980 + PDEBUG("Reg Dump Start\n");
167990 + PDEBUG("Reg Dump End\n");
169124 + /* Enable TIMEOUT bits in Reg[1] */
169153 + /* Enable TIMEOUT bits in Reg[1] */
170227 + PDEBUG("Reg Dump Start\n");
170237 + PDEBUG("Reg Dump End\n");
171290 + PDEBUG("Reg Dump Start\n");
171293 + PDEBUG("Reg Dump End\n");
[all …]
D0036_linux_drivers_staging.patch36500 + pr_info("MAX9271 Reg 0x%02x = 0x%x.\r\n",
36510 + pr_info("MAX9286 Reg 0x%02x = 0x%x.\r\n",
D0020_linux_drivers_gpu.patch24601 + DRM_INFO("Reg val is 0x%04x\n", reg_val);
/kernel/linux/patches/linux-5.10/hispark_taurus_patch/
Dhispark_taurus.patch31367 + const char *op = "Reg";
31489 + char *op = "Reg";
/kernel/linux/patches/linux-4.19/hispark_taurus_patch/
Dhispark_taurus.patch322314 + const char *op = "Reg";
322436 + char *op = "Reg";
333076 + dev_err(nor->dev, "error %d reading Status Reg 3.\n", ret);
333090 + dev_err(nor->dev, "error while writing Status Reg 3.\n");
333125 + dev_err(nor->dev, "error %d reading config Reg.\n", ret);