Home
last modified time | relevance | path

Searched refs:tile_height (Results 1 – 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_formats.c49 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
68 .tile_height = th \
88 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
106 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
125 .tile_height = th \
143 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
162 .tile_height = th \
182 .tile_height = DPU_TILE_HEIGHT_DEFAULT \
Ddpu_hw_mdss.h369 u16 tile_height; member
Ddpu_plane.c748 if (fmt[i]->tile_height > max_tile_height) in dpu_plane_validate_multirect_v2()
749 max_tile_height = fmt[i]->tile_height; in dpu_plane_validate_multirect_v2()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/gvt/
Ddmabuf.c271 int ret, tile_height = 1; in vgpu_get_plane_info() local
292 tile_height = 8; in vgpu_get_plane_info()
296 tile_height = 32; in vgpu_get_plane_info()
300 tile_height = 32; in vgpu_get_plane_info()
331 info->size = info->stride * roundup(info->height, tile_height); in vgpu_get_plane_info()
/kernel/linux/linux-5.10/drivers/staging/media/allegro-dvt/
Dallegro-mail.h256 s32 tile_height[22]; member
Dallegro-mail.c434 msg->tile_height[j] = src[i++]; in allegro_dec_encode_frame()
/kernel/linux/linux-5.10/drivers/gpu/drm/i915/display/
Dintel_display.c2083 unsigned int *tile_height) in intel_tile_dims() argument
2089 *tile_height = intel_tile_height(fb, color_plane); in intel_tile_dims()
2095 unsigned int tile_width, tile_height; in intel_tile_row_size() local
2097 intel_tile_dims(fb, color_plane, &tile_width, &tile_height); in intel_tile_row_size()
2099 return fb->pitches[color_plane] * tile_height; in intel_tile_row_size()
2106 unsigned int tile_height = intel_tile_height(fb, color_plane); in intel_fb_align_height() local
2108 return ALIGN(height, tile_height); in intel_fb_align_height()
2363 unsigned int tile_height, in intel_adjust_tile_offset() argument
2378 *y += tiles / pitch_tiles * tile_height; in intel_adjust_tile_offset()
2382 *y += *x / pitch_pixels * tile_height; in intel_adjust_tile_offset()
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/radeon/
Dr600_cs.c256 u32 tile_height = 8; in r600_get_array_mode_alignment() local
259 u32 tile_bytes = tile_width * tile_height * values->blocksize * values->nsamples; in r600_get_array_mode_alignment()
279 (tile_height * values->blocksize * values->nsamples))); in r600_get_array_mode_alignment()
280 *height_align = tile_height; in r600_get_array_mode_alignment()
288 *height_align = macro_tile_height * tile_height; in r600_get_array_mode_alignment()
/kernel/linux/patches/linux-5.10/unionpi_tiger_pacth/
Dlinux-5.10.patch11563 + u16 tile_height[8];