| /device/soc/hpmicro/sdk/hpm_sdk/soc/ip/ |
| D | hpm_bmon_regs.h | 14 __RW uint32_t CONTROL; /* 0x0: Glitch and clock monitor control */ member
|
| D | hpm_pmon_regs.h | 14 __RW uint32_t CONTROL; /* 0x0: Glitch and clock monitor control */ member
|
| D | hpm_mon_regs.h | 14 __RW uint32_t CONTROL; /* 0x0: Glitch and clock monitor control */ member
|
| D | hpm_tamp_regs.h | 14 __RW uint32_t CONTROL; /* 0x0: Tamper n control */ member
|
| D | hpm_lin_regs.h | 14 __RW uint32_t CONTROL; /* 0x20: control register */ member
|
| /device/board/unionman/unionpi_tiger/kernel/drivers/media/drivers/stream_input/amports/ |
| D | streambuf_reg.h | 30 #define CONTROL 4 macro
|
| /device/soc/chipsea/cst85/liteos_m/sdk/bsp/arch/boot/ |
| D | fault_handler.c | 69 uint32_t CONTROL; member
|
| /device/soc/st/stm32f407zg/uniproton/board/common/STM32F4xx_StdPeriph_Driver/inc/ |
| D | stm32f4xx_usart.h | 185 #define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)\ argument
|
| D | stm32f4xx_sdio.h | 178 #define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HardwareFlowControl_Disable) || \ argument
|
| /device/soc/bestechnic/bes2600/liteos_m/sdk/bsp/platform/hal/ |
| D | reg_dma.h | 33 __IO uint32_t CONTROL; // 0x10C+N*0x20 DMA Channel Control Register member
|
| D | hal_trace.c | 172 uint32_t CONTROL; member
193 uint8_t CONTROL; member
|
| /device/soc/st/stm32f4xx/sdk/Drivers/STM32F4xx_HAL_Driver/Inc/ |
| D | stm32f4xx_hal_uart.h | 818 #define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)\ argument
|
| D | stm32f4xx_ll_sdmmc.h | 382 #define IS_SDIO_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDIO_HARDWARE_FLOW_CONTROL_DISABLE) |… argument
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM5301/ |
| D | hpm_sysctl_regs.h | 45 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
60 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM6360/ |
| D | hpm_sysctl_regs.h | 44 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
60 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM5361/ |
| D | hpm_sysctl_regs.h | 45 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
60 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM6880/ |
| D | hpm_sysctl_regs.h | 44 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
58 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM6280/ |
| D | hpm_sysctl_regs.h | 50 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
65 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/soc/HPM6750/ |
| D | hpm_sysctl_regs.h | 50 __RW uint32_t CONTROL; /* 0x1400: Reset Setting */ member
64 __RW uint32_t CONTROL; /* 0x2400: Clock measure and monitor control */ member
|
| /device/soc/asrmicro/asr582x/liteos_m/sdk/drivers/driver/inc/ |
| D | duet.h | 653 __IO uint32_t CONTROL; member
694 __IO uint32_t CONTROL; member
|
| /device/soc/st/common/platform/stm32mp1xx_hal/STM32MP1xx_HAL_Driver/Inc/ |
| D | core_ca.h | 823 __IOM uint32_t CONTROL; //!< \brief Offset: 0x008 (R/W) Private Timer Control Register member
|
| /device/soc/bestechnic/bes2600/liteos_m/sdk/bsp/platform/cmsis/inc/ca/ |
| D | core_ca.h | 900 __IOM uint32_t CONTROL; //!< \brief Offset: 0x008 (R/W) Private Timer Control Register member
|
| /device/soc/rockchip/rk2206/hardware/lib/CMSIS/Device/RK2206/Include/ |
| D | rk2206.h | 928 __IO uint32_t CONTROL; /* Address Offset: 0x0000 */ member
|