| /device/soc/bestechnic/bes2600/liteos_m/sdk/bsp/platform/cmsis/inc/ |
| D | core_cm0.h | 347 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm1.h | 347 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm0plus.h | 365 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_sc000.h | 358 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_armv8mbl.h | 393 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_sc300.h | 385 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm3.h | 385 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm23.h | 393 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm4.h | 455 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm7.h | 466 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_armv8mml.h | 510 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm33.h | 516 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm35p.h | 510 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_armv81mml.h | 517 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| D | core_cm55.h | 522 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| /device/soc/bestechnic/bes2600/liteos_m/sdk/bsp/platform/hal/ |
| D | hal_trace.c | 196 uint32_t SCR; member
|
| /device/soc/st/stm32f4xx/sdk/Drivers/CMSIS/Include/ |
| D | core_cm4.h | 446 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| /device/soc/chipsea/cst85/liteos_m/sdk/bsp/arch/cmsis/ |
| D | core_cm4.h | 446 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ member
|
| /device/soc/hpmicro/sdk/hpm_sdk/middleware/cherryusb/class/video/ |
| D | usb_video.h | 728 …uint8_t SCR : 1U; /*!< Source Clock Reference. This bit, when set, indicates the presence of a SCR… member
|
| /device/soc/asrmicro/asr582x/liteos_m/sdk/drivers/platform/CMSIS/Include/ |
| D | core_cm4.h | 442 __IOM uint32_t SCR; /* !< Offset: 0x010 (R/W) System Control Register */ member
|
| /device/soc/st/common/platform/stm32mp1xx_hal/STM32MP1xx_HAL_Driver/Inc/ |
| D | stm32mp157axx_ca7.h | 1991 …__IO uint32_t SCR; /*!< RTC status clear register, Addr… member
2020 …__IO uint32_t SCR; /*!< TAMP status clear register, Address … member
2513 …__IO uint32_t SCR; /*!< Status set clear register, … member
|
| /device/soc/rockchip/rk2206/hardware/lib/CMSIS/Device/RK2206/Include/ |
| D | rk2206.h | 82 __IO uint32_t SCR; /* Address Offset: 0x001C */ member
|