Home
last modified time | relevance | path

Searched +full:0 +full:x00300000 (Results 1 – 25 of 351) sorted by relevance

12345678910>>...15

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dat91sam9xe.dtsi21 reg = <0x00300000 0x4000>;
24 ranges = <0 0x00300000 0x4000>;
Dkirkwood-ts219.dtsi8 reg = <0x00000000 0x20000000>;
23 reg = <0x30>;
34 reg = <0x12100 0x100>;
40 m25p128@0 {
44 reg = <0>;
46 mode = <0>;
48 partition@0 {
49 reg = <0x00000000 0x00080000>;
54 reg = <0x00200000 0x00200000>;
59 reg = <0x00400000 0x00900000>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/microchip/
Dat91sam9xe.dtsi21 reg = <0x00300000 0x4000>;
24 ranges = <0 0x00300000 0x4000>;
/kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi/
Dgaudi_packets.h14 #define PACKET_HEADER_PACKET_ID_MASK 0x1F00000000000000ull
17 PACKET_WREG_32 = 0x1,
18 PACKET_WREG_BULK = 0x2,
19 PACKET_MSG_LONG = 0x3,
20 PACKET_MSG_SHORT = 0x4,
21 PACKET_CP_DMA = 0x5,
22 PACKET_REPEAT = 0x6,
23 PACKET_MSG_PROT = 0x7,
24 PACKET_FENCE = 0x8,
25 PACKET_LIN_DMA = 0x9,
[all …]
/kernel/linux/linux-5.10/arch/powerpc/boot/dts/fsl/
Dmpc8641_hpcn_36b.dts18 reg = <0x0 0x00000000 0x0 0x40000000>; // 1G at 0x0
22 reg = <0x0f 0xffe05000 0x0 0x1000>;
24 ranges = <0 0 0xf 0xef800000 0x00800000
25 2 0 0xf 0xffdf8000 0x00008000
26 3 0 0xf 0xffdf0000 0x00008000>;
28 flash@0,0 {
30 reg = <0 0 0x00800000>;
35 partition@0 {
37 reg = <0x00000000 0x00300000>;
41 reg = <0x00300000 0x00100000>;
[all …]
Dmpc8641_hpcn.dts16 reg = <0x00000000 0x40000000>; // 1G at 0x0
20 reg = <0xffe05000 0x1000>;
22 ranges = <0 0 0xef800000 0x00800000
23 2 0 0xffdf8000 0x00008000
24 3 0 0xffdf0000 0x00008000>;
26 flash@0,0 {
28 reg = <0 0 0x00800000>;
33 partition@0 {
35 reg = <0x00000000 0x00300000>;
39 reg = <0x00300000 0x00100000>;
[all …]
/kernel/linux/linux-6.6/arch/mips/include/asm/mach-ralink/
Drt288x.h15 #define RT2880_SYSC_BASE IOMEM(0x00300000)
17 #define SYSC_REG_CHIP_NAME0 0x00
18 #define SYSC_REG_CHIP_NAME1 0x04
19 #define SYSC_REG_CHIP_ID 0x0c
20 #define SYSC_REG_SYSTEM_CONFIG 0x10
22 #define RT2880_CHIP_NAME0 0x38325452
23 #define RT2880_CHIP_NAME1 0x20203038
25 #define CHIP_ID_ID_MASK 0xff
27 #define CHIP_ID_REV_MASK 0xff
29 #define RT2880_SDRAM_BASE 0x08000000
/kernel/linux/linux-5.10/arch/mips/include/asm/mach-ralink/
Drt288x.h14 #define RT2880_SYSC_BASE 0x00300000
16 #define SYSC_REG_CHIP_NAME0 0x00
17 #define SYSC_REG_CHIP_NAME1 0x04
18 #define SYSC_REG_CHIP_ID 0x0c
19 #define SYSC_REG_SYSTEM_CONFIG 0x10
20 #define SYSC_REG_CLKCFG 0x30
22 #define RT2880_CHIP_NAME0 0x38325452
23 #define RT2880_CHIP_NAME1 0x20203038
25 #define CHIP_ID_ID_MASK 0xff
27 #define CHIP_ID_REV_MASK 0xff
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/media/
Dmicrochip,sama5d4-vdec.yaml44 reg = <0x00300000 0x100000>;
/kernel/linux/linux-5.10/arch/arm/mach-s3c/
Danubis.h17 #define ANUBIS_CTRL1_NANDSEL (0x3)
21 #define ANUBIS_IDREG_REVMASK (0x7)
33 #define ANUBIS_IOADDR(x) (S3C2410_ADDR((x) + 0x01800000))
39 #define ANUBIS_VA_CTRL1 ANUBIS_IOADDR(0x00000000)
42 #define ANUBIS_VA_IDREG ANUBIS_IOADDR(0x00300000)
45 #define ANUBIS_IDEPRI ANUBIS_IOADDR(0x01000000)
46 #define ANUBIS_IDEPRIAUX ANUBIS_IOADDR(0x01100000)
47 #define ANUBIS_IDESEC ANUBIS_IOADDR(0x01200000)
48 #define ANUBIS_IDESECAUX ANUBIS_IOADDR(0x01300000)
Dosiris.h16 #define OSIRIS_CTRL0_NANDSEL (0x3)
23 #define OSIRIS_CTRL1_FIX8 (1<<0)
25 #define OSIRIS_ID_REVMASK (0x7)
29 #define OSIRIS_IOADDR(x) (S3C2410_ADDR((x) + 0x04000000))
35 #define OSIRIS_VA_CTRL0 OSIRIS_IOADDR(0x00000000)
38 #define OSIRIS_VA_CTRL1 OSIRIS_IOADDR(0x00100000)
41 #define OSIRIS_VA_CTRL2 OSIRIS_IOADDR(0x00200000)
44 #define OSIRIS_VA_CTRL3 OSIRIS_IOADDR(0x00300000)
47 #define OSIRIS_VA_IDREG OSIRIS_IOADDR(0x00700000)
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Dqcom,gcc-msm8994.yaml48 reg = <0x00300000 0x90000>;
/kernel/linux/linux-5.10/arch/arm/mach-s3c/include/mach/
Dmap-base.h13 /* Fit all our registers in at 0xF6000000 upwards, trying to use as
21 #define S3C_ADDR_BASE 0xF6000000
29 #define S3C_VA_IRQ S3C_ADDR(0x00000000) /* irq controller(s) */
30 #define S3C_VA_SYS S3C_ADDR(0x00100000) /* system control */
31 #define S3C_VA_MEM S3C_ADDR(0x00200000) /* memory control */
32 #define S3C_VA_TIMER S3C_ADDR(0x00300000) /* timer block */
33 #define S3C_VA_WATCHDOG S3C_ADDR(0x00400000) /* watchdog */
34 #define S3C_VA_UART S3C_ADDR(0x01000000) /* UART */
40 #define S3C_ADDR_CPU(x) S3C_ADDR(0x00500000 + (x))
/kernel/linux/linux-6.6/sound/pci/
Dsis7019.h17 #define SIS_GCR 0x00
18 #define SIS_GCR_MACRO_POWER_DOWN 0x80000000
19 #define SIS_GCR_MODEM_ENABLE 0x00010000
20 #define SIS_GCR_SOFTWARE_RESET 0x00000001
23 #define SIS_GIER 0x04
24 #define SIS_GIER_MODEM_TIMER_IRQ_ENABLE 0x00100000
25 #define SIS_GIER_MODEM_RX_DMA_IRQ_ENABLE 0x00080000
26 #define SIS_GIER_MODEM_TX_DMA_IRQ_ENABLE 0x00040000
27 #define SIS_GIER_AC97_GPIO1_IRQ_ENABLE 0x00020000
28 #define SIS_GIER_AC97_GPIO0_IRQ_ENABLE 0x00010000
[all …]
/kernel/linux/linux-5.10/sound/pci/
Dsis7019.h17 #define SIS_GCR 0x00
18 #define SIS_GCR_MACRO_POWER_DOWN 0x80000000
19 #define SIS_GCR_MODEM_ENABLE 0x00010000
20 #define SIS_GCR_SOFTWARE_RESET 0x00000001
23 #define SIS_GIER 0x04
24 #define SIS_GIER_MODEM_TIMER_IRQ_ENABLE 0x00100000
25 #define SIS_GIER_MODEM_RX_DMA_IRQ_ENABLE 0x00080000
26 #define SIS_GIER_MODEM_TX_DMA_IRQ_ENABLE 0x00040000
27 #define SIS_GIER_AC97_GPIO1_IRQ_ENABLE 0x00020000
28 #define SIS_GIER_AC97_GPIO0_IRQ_ENABLE 0x00010000
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/
Dimx1.dtsi38 reg = <0x00223000 0x1000>;
42 #size-cells = <0>;
45 cpu@0 {
47 reg = <0>;
59 #clock-cells = <0>;
75 reg = <0x00200000 0x10000>;
80 reg = <0x00202000 0x1000>;
89 reg = <0x00203000 0x1000>;
98 reg = <0x00205000 0x1000>;
109 reg = <0x00206000 0x1000>;
[all …]
/kernel/linux/linux-6.6/arch/powerpc/platforms/83xx/
Dmpc83xx.h8 #define MPC83XX_SCCR_OFFS 0xA08
9 #define MPC83XX_SCCR_USB_MASK 0x00f00000
10 #define MPC83XX_SCCR_USB_MPHCM_11 0x00c00000
11 #define MPC83XX_SCCR_USB_MPHCM_01 0x00400000
12 #define MPC83XX_SCCR_USB_MPHCM_10 0x00800000
13 #define MPC83XX_SCCR_USB_DRCM_11 0x00300000
14 #define MPC83XX_SCCR_USB_DRCM_01 0x00100000
15 #define MPC83XX_SCCR_USB_DRCM_10 0x00200000
16 #define MPC8315_SCCR_USB_MASK 0x00c00000
17 #define MPC8315_SCCR_USB_DRCM_11 0x00c00000
[all …]
/kernel/linux/linux-6.6/include/linux/regulator/
Dmax8973-regulator.h20 #define MAX8973_CONTROL_REMOTE_SENSE_ENABLE 0x00000001
21 #define MAX8973_CONTROL_FALLING_SLEW_RATE_ENABLE 0x00000002
22 #define MAX8973_CONTROL_OUTPUT_ACTIVE_DISCH_ENABLE 0x00000004
23 #define MAX8973_CONTROL_BIAS_ENABLE 0x00000008
24 #define MAX8973_CONTROL_PULL_DOWN_ENABLE 0x00000010
25 #define MAX8973_CONTROL_FREQ_SHIFT_9PER_ENABLE 0x00000020
27 #define MAX8973_CONTROL_CLKADV_TRIP_DISABLED 0x00000000
28 #define MAX8973_CONTROL_CLKADV_TRIP_75mV_PER_US 0x00010000
29 #define MAX8973_CONTROL_CLKADV_TRIP_150mV_PER_US 0x00020000
30 #define MAX8973_CONTROL_CLKADV_TRIP_75mV_PER_US_HIST_DIS 0x00030000
[all …]
/kernel/linux/linux-5.10/include/linux/regulator/
Dmax8973-regulator.h20 #define MAX8973_CONTROL_REMOTE_SENSE_ENABLE 0x00000001
21 #define MAX8973_CONTROL_FALLING_SLEW_RATE_ENABLE 0x00000002
22 #define MAX8973_CONTROL_OUTPUT_ACTIVE_DISCH_ENABLE 0x00000004
23 #define MAX8973_CONTROL_BIAS_ENABLE 0x00000008
24 #define MAX8973_CONTROL_PULL_DOWN_ENABLE 0x00000010
25 #define MAX8973_CONTROL_FREQ_SHIFT_9PER_ENABLE 0x00000020
27 #define MAX8973_CONTROL_CLKADV_TRIP_DISABLED 0x00000000
28 #define MAX8973_CONTROL_CLKADV_TRIP_75mV_PER_US 0x00010000
29 #define MAX8973_CONTROL_CLKADV_TRIP_150mV_PER_US 0x00020000
30 #define MAX8973_CONTROL_CLKADV_TRIP_75mV_PER_US_HIST_DIS 0x00030000
[all …]
/kernel/linux/linux-6.6/arch/arm/mach-s3c/
Dmap-base.h13 /* Fit all our registers in at 0xF6000000 upwards, trying to use as
21 #define S3C_ADDR_BASE 0xF6000000
29 #define S3C_VA_IRQ S3C_ADDR(0x00000000) /* irq controller(s) */
30 #define S3C_VA_SYS S3C_ADDR(0x00100000) /* system control */
31 #define S3C_VA_MEM S3C_ADDR(0x00200000) /* memory control */
32 #define S3C_VA_TIMER S3C_ADDR(0x00300000) /* timer block */
33 #define S3C_VA_WATCHDOG S3C_ADDR(0x00400000) /* watchdog */
34 #define S3C_VA_UART S3C_ADDR(0x01000000) /* UART */
46 #define S3C_ADDR_CPU(x) S3C_ADDR(0x00500000 + (x))
/kernel/linux/linux-5.10/arch/powerpc/platforms/83xx/
Dmpc83xx.h10 #define MPC83XX_SCCR_OFFS 0xA08
11 #define MPC83XX_SCCR_USB_MASK 0x00f00000
12 #define MPC83XX_SCCR_USB_MPHCM_11 0x00c00000
13 #define MPC83XX_SCCR_USB_MPHCM_01 0x00400000
14 #define MPC83XX_SCCR_USB_MPHCM_10 0x00800000
15 #define MPC83XX_SCCR_USB_DRCM_11 0x00300000
16 #define MPC83XX_SCCR_USB_DRCM_01 0x00100000
17 #define MPC83XX_SCCR_USB_DRCM_10 0x00200000
18 #define MPC8315_SCCR_USB_MASK 0x00c00000
19 #define MPC8315_SCCR_USB_DRCM_11 0x00c00000
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/intel/ixp/
Dintel-ixp42x-welltech-epbx100.dts16 memory@0 {
19 reg = <0x00000000 0x4000000>;
23 bootargs = "console=ttyS0,115200n8 root=/dev/ram0 initrd=0x00800000,9M";
33 flash@0,0 {
39 reg = <0 0x00000000 0x1000000>;
46 partition@0 {
48 reg = <0x00000000 0x00080000>;
53 reg = <0x00080000 0x00100000>;
58 reg = <0x00180000 0x00300000>;
63 reg = <0x00480000 0x00b60000>;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pci/
Damlogic,meson-pcie.txt43 reg = <0x0 0xf9800000 0x0 0x400000
44 0x0 0xff646000 0x0 0x2000
45 0x0 0xf9f00000 0x0 0x100000>;
50 interrupt-map-mask = <0 0 0 0>;
51 interrupt-map = <0 0 0 0 &gic GIC_SPI 179 IRQ_TYPE_EDGE_RISING>;
52 bus-range = <0x0 0xff>;
56 ranges = <0x82000000 0 0 0x0 0xf9c00000 0 0x00300000>;
/kernel/linux/linux-6.6/arch/arm/boot/dts/marvell/
Dkirkwood-ts219.dtsi8 reg = <0x00000000 0x20000000>;
23 reg = <0x30>;
34 reg = <0x12100 0x100>;
40 m25p128@0 {
44 reg = <0>;
46 mode = <0>;
48 partition@0 {
49 reg = <0x00000000 0x00080000>;
54 reg = <0x00200000 0x00200000>;
59 reg = <0x00400000 0x00900000>;
[all …]
/kernel/linux/linux-5.10/arch/sh/include/cpu-sh4/cpu/
Ddma-register.h17 #define CHCR_TS_LOW_MASK 0x00000018
19 #define CHCR_TS_HIGH_MASK 0
20 #define CHCR_TS_HIGH_SHIFT 0
26 #define CHCR_TS_LOW_MASK 0x00000018
28 #define CHCR_TS_HIGH_MASK 0x00300000
34 #define CHCR_TS_LOW_MASK 0x00000018
36 #define CHCR_TS_HIGH_MASK 0x00100000
42 XMIT_SZ_8BIT = 0,
48 XMIT_SZ_128BIT_BLK = 0xb,
49 XMIT_SZ_256BIT_BLK = 0xc,
[all …]

12345678910>>...15