Searched +full:0 +full:x1000f000 (Results 1 – 14 of 14) sorted by relevance
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/soc/mediatek/ |
| D | pwrap.txt | 55 reg = <0 0x1000f000 0 0x1000>, 56 <0 0x11017000 0 0x1000>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/soc/mediatek/ |
| D | mediatek,pwrap.yaml | 138 reg = <0 0x1000f000 0 0x1000>, 139 <0 0x11017000 0 0x1000>;
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | mt8135.dtsi | 42 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x000>; 54 reg = <0x001>; 60 reg = <0x100>; 66 reg = <0x101>; 77 reg = <0 0x80002000 0 0x1000>; 90 #clock-cells = <0>; 96 #clock-cells = <0>; 101 #clock-cells = <0>; [all …]
|
| D | arm-realview-pbx.dtsi | 44 /* 128 MiB memory @ 0x0 */ 45 reg = <0x00000000 0x08000000>; 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #clock-cells = <0>; 86 #clock-cells = <0>; 94 #clock-cells = <0>; 102 #clock-cells = <0>; 110 #clock-cells = <0>; 118 #clock-cells = <0>; [all …]
|
| D | imx27.dtsi | 47 reg = <0x10040000 0x1000>; 53 #clock-cells = <0>; 59 #size-cells = <0>; 62 cpu: cpu@0 { 64 reg = <0>; 88 reg = <0x10000000 0x20000>; 93 reg = <0x10001000 0x1000>; 104 reg = <0x10002000 0x1000>; 111 reg = <0x10003000 0x1000>; 120 reg = <0x10004000 0x1000>; [all …]
|
| D | arm-realview-pb11mp.dts | 45 * The PB11MPCore has 512 MiB memory @ 0x70000000 46 * and the first 256 are also remapped @ 0x00000000 48 reg = <0x70000000 0x20000000>; 53 #size-cells = <0>; 56 MP11_0: cpu@0 { 59 reg = <0>; 91 reg = <0x1f001000 0x1000>, 92 <0x1f000100 0x100>; 97 reg = <0x1f002000 0x1000>; 99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/mediatek/ |
| D | mt8135.dtsi | 42 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x000>; 54 reg = <0x001>; 60 reg = <0x100>; 66 reg = <0x101>; 77 reg = <0 0x80002000 0 0x1000>; 90 #clock-cells = <0>; 96 #clock-cells = <0>; 101 #clock-cells = <0>; [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/boot/dts/mediatek/ |
| D | mt8516.dtsi | 21 cluster0_opp: opp-table-0 { 48 #size-cells = <0>; 50 cpu0: cpu@0 { 53 reg = <0x0>; 66 reg = <0x1>; 79 reg = <0x2>; 92 reg = <0x3>; 105 CPU_SLEEP_0_0: cpu-sleep-0-0 { 110 arm,psci-suspend-param = <0x0010000>; 113 CLUSTER_SLEEP_0: cluster-sleep-0 { [all …]
|
| D | mt2712e.dtsi | 66 #size-cells = <0>; 85 cpu0: cpu@0 { 88 reg = <0x000>; 100 reg = <0x001>; 113 reg = <0x200>; 126 CPU_SLEEP_0: cpu-sleep-0 { 132 arm,psci-suspend-param = <0x0010000>; 135 CLUSTER_SLEEP_0: cluster-sleep-0 { 141 arm,psci-suspend-param = <0x1010000>; 154 #clock-cells = <0>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/boot/dts/mediatek/ |
| D | mt8516.dtsi | 21 cluster0_opp: opp-table-0 { 48 #size-cells = <0>; 50 cpu0: cpu@0 { 53 reg = <0x0>; 66 reg = <0x1>; 79 reg = <0x2>; 92 reg = <0x3>; 105 CPU_SLEEP_0_0: cpu-sleep-0-0 { 110 arm,psci-suspend-param = <0x0010000>; 113 CLUSTER_SLEEP_0: cluster-sleep-0 { [all …]
|
| D | mt2712e.dtsi | 22 cluster0_opp: opp-table-0 { 66 #size-cells = <0>; 85 cpu0: cpu@0 { 88 reg = <0x000>; 100 reg = <0x001>; 113 reg = <0x200>; 126 CPU_SLEEP_0: cpu-sleep-0 { 132 arm,psci-suspend-param = <0x0010000>; 135 CLUSTER_SLEEP_0: cluster-sleep-0 { 141 arm,psci-suspend-param = <0x1010000>; [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/arm/ |
| D | arm-realview-pbx.dtsi | 44 /* 128 MiB memory @ 0x0 */ 45 reg = <0x00000000 0x08000000>; 66 #clock-cells = <0>; 72 #clock-cells = <0>; 78 #clock-cells = <0>; 86 #clock-cells = <0>; 94 #clock-cells = <0>; 102 #clock-cells = <0>; 110 #clock-cells = <0>; 118 #clock-cells = <0>; [all …]
|
| D | arm-realview-pb11mp.dts | 45 * The PB11MPCore has 512 MiB memory @ 0x70000000 46 * and the first 256 are also remapped @ 0x00000000 48 reg = <0x70000000 0x20000000>; 53 #size-cells = <0>; 56 MP11_0: cpu@0 { 59 reg = <0>; 91 reg = <0x1f001000 0x1000>, 92 <0x1f000100 0x100>; 97 reg = <0x1f002000 0x1000>; 99 interrupts = <0 29 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/imx/ |
| D | imx27.dtsi | 47 reg = <0x10040000 0x1000>; 53 #clock-cells = <0>; 59 #size-cells = <0>; 62 cpu: cpu@0 { 64 reg = <0>; 88 reg = <0x10000000 0x20000>; 93 reg = <0x10001000 0x1000>; 104 reg = <0x10002000 0x1000>; 111 reg = <0x10003000 0x1000>; 120 reg = <0x10004000 0x1000>; [all …]
|