| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_hw_sequencer.c | 33 #define NUM_ELEMENTS(a) (sizeof(a) / sizeof((a)[0])) 37 BLACK_COLOR_FORMAT_RGB_FULLRANGE = 0, 58 {0, 0, 0}, 60 {0x40, 0x40, 0x40}, 62 {0x200, 0x40, 0x200}, 64 {0x1f4, 0x40, 0x1f4}, 66 {0x1a2, 0x20, 0x1a2}, 68 {0xff, 0xff, 0}, 78 { 0x2000, 0, 0, 0, 0, 0x2000, 0, 0, 0, 0, 0x2000, 0} }, 80 { 0x1B67, 0, 0, 0x201, 0, 0x1B67, 0, 0x201, 0, 0, 0x1B67, 0x201} }, [all …]
|
| /kernel/linux/linux-5.10/arch/x86/include/uapi/asm/ |
| D | prctl.h | 5 #define ARCH_SET_GS 0x1001 6 #define ARCH_SET_FS 0x1002 7 #define ARCH_GET_FS 0x1003 8 #define ARCH_GET_GS 0x1004 10 #define ARCH_GET_CPUID 0x1011 11 #define ARCH_SET_CPUID 0x1012 13 #define ARCH_MAP_VDSO_X32 0x2001 14 #define ARCH_MAP_VDSO_32 0x2002 15 #define ARCH_MAP_VDSO_64 0x2003
|
| /kernel/linux/linux-5.10/tools/arch/x86/include/uapi/asm/ |
| D | prctl.h | 5 #define ARCH_SET_GS 0x1001 6 #define ARCH_SET_FS 0x1002 7 #define ARCH_GET_FS 0x1003 8 #define ARCH_GET_GS 0x1004 10 #define ARCH_GET_CPUID 0x1011 11 #define ARCH_SET_CPUID 0x1012 13 #define ARCH_MAP_VDSO_X32 0x2001 14 #define ARCH_MAP_VDSO_32 0x2002 15 #define ARCH_MAP_VDSO_64 0x2003
|
| /kernel/linux/linux-5.10/include/linux/mtd/ |
| D | doc2000.h | 17 #define DoC_Sig1 0 20 #define DoC_ChipID 0x1000 21 #define DoC_DOCStatus 0x1001 22 #define DoC_DOCControl 0x1002 23 #define DoC_FloorSelect 0x1003 24 #define DoC_CDSNControl 0x1004 25 #define DoC_CDSNDeviceSelect 0x1005 26 #define DoC_ECCConf 0x1006 27 #define DoC_2k_ECCStatus 0x1007 29 #define DoC_CDSNSlowIO 0x100d [all …]
|
| /kernel/linux/linux-6.6/include/linux/mtd/ |
| D | doc2000.h | 17 #define DoC_Sig1 0 20 #define DoC_ChipID 0x1000 21 #define DoC_DOCStatus 0x1001 22 #define DoC_DOCControl 0x1002 23 #define DoC_FloorSelect 0x1003 24 #define DoC_CDSNControl 0x1004 25 #define DoC_CDSNDeviceSelect 0x1005 26 #define DoC_ECCConf 0x1006 27 #define DoC_2k_ECCStatus 0x1007 29 #define DoC_CDSNSlowIO 0x100d [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_hw_sequencer.c | 33 #define NUM_ELEMENTS(a) (sizeof(a) / sizeof((a)[0])) 37 BLACK_COLOR_FORMAT_RGB_FULLRANGE = 0, 58 {0, 0, 0}, 60 {0x40, 0x40, 0x40}, 62 {0x200, 0x40, 0x200}, 64 {0x1f4, 0x40, 0x1f4}, 66 {0x1a2, 0x20, 0x1a2}, 68 {0xff, 0xff, 0}, 78 { 0x2000, 0, 0, 0, 79 0, 0x2000, 0, 0, [all …]
|
| /kernel/linux/linux-6.6/tools/arch/x86/include/uapi/asm/ |
| D | prctl.h | 5 #define ARCH_SET_GS 0x1001 6 #define ARCH_SET_FS 0x1002 7 #define ARCH_GET_FS 0x1003 8 #define ARCH_GET_GS 0x1004 10 #define ARCH_GET_CPUID 0x1011 11 #define ARCH_SET_CPUID 0x1012 13 #define ARCH_GET_XCOMP_SUPP 0x1021 14 #define ARCH_GET_XCOMP_PERM 0x1022 15 #define ARCH_REQ_XCOMP_PERM 0x1023 16 #define ARCH_GET_XCOMP_GUEST_PERM 0x1024 [all …]
|
| /kernel/linux/linux-6.6/arch/x86/include/uapi/asm/ |
| D | prctl.h | 5 #define ARCH_SET_GS 0x1001 6 #define ARCH_SET_FS 0x1002 7 #define ARCH_GET_FS 0x1003 8 #define ARCH_GET_GS 0x1004 10 #define ARCH_GET_CPUID 0x1011 11 #define ARCH_SET_CPUID 0x1012 13 #define ARCH_GET_XCOMP_SUPP 0x1021 14 #define ARCH_GET_XCOMP_PERM 0x1022 15 #define ARCH_REQ_XCOMP_PERM 0x1023 16 #define ARCH_GET_XCOMP_GUEST_PERM 0x1024 [all …]
|
| /kernel/linux/linux-6.6/drivers/clk/qcom/ |
| D | gpucc-sc7180.c | 20 #define CX_GMU_CBCR_SLEEP_MASK 0xF 22 #define CX_GMU_CBCR_WAKE_MASK 0xF 33 { 249600000, 2000000000, 0 }, 37 .offset = 0x100, 54 { P_BI_TCXO, 0 }, 68 F(19200000, P_BI_TCXO, 1, 0, 0), 69 F(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0), 74 .cmd_rcgr = 0x1120, 75 .mnd_width = 0, 89 .halt_reg = 0x107c, [all …]
|
| D | gpucc-sm8150.c | 30 { 249600000, 2000000000, 0 }, 34 .l = 0x1a, 35 .alpha = 0xaaa, 36 .config_ctl_val = 0x20485699, 37 .config_ctl_hi_val = 0x00002267, 38 .config_ctl_hi1_val = 0x00000024, 39 .test_ctl_val = 0x00000000, 40 .test_ctl_hi_val = 0x00000000, 41 .test_ctl_hi1_val = 0x00000020, 42 .user_ctl_val = 0x00000000, [all …]
|
| D | gpucc-sm8250.c | 22 #define CX_GMU_CBCR_SLEEP_MASK 0xf 24 #define CX_GMU_CBCR_WAKE_MASK 0xf 36 { 249600000, 2000000000, 0 }, 40 .l = 0x1a, 41 .alpha = 0xaaa, 42 .config_ctl_val = 0x20485699, 43 .config_ctl_hi_val = 0x00002261, 44 .config_ctl_hi1_val = 0x029a699c, 45 .user_ctl_val = 0x00000000, 46 .user_ctl_hi_val = 0x00000805, [all …]
|
| /kernel/linux/linux-5.10/drivers/clk/qcom/ |
| D | gpucc-sc7180.c | 20 #define CX_GMU_CBCR_SLEEP_MASK 0xF 22 #define CX_GMU_CBCR_WAKE_MASK 0xF 36 { 249600000, 2000000000, 0 }, 40 .offset = 0x100, 57 { P_BI_TCXO, 0 }, 71 F(19200000, P_BI_TCXO, 1, 0, 0), 72 F(200000000, P_GPLL0_OUT_MAIN_DIV, 1.5, 0, 0), 77 .cmd_rcgr = 0x1120, 78 .mnd_width = 0, 92 .halt_reg = 0x107c, [all …]
|
| D | gpucc-sm8150.c | 31 { 249600000, 2000000000, 0 }, 35 .l = 0x1a, 36 .alpha = 0xaaa, 37 .config_ctl_val = 0x20485699, 38 .config_ctl_hi_val = 0x00002267, 39 .config_ctl_hi1_val = 0x00000024, 40 .test_ctl_val = 0x00000000, 41 .test_ctl_hi_val = 0x00000002, 42 .test_ctl_hi1_val = 0x00000000, 43 .user_ctl_val = 0x00000000, [all …]
|
| D | gpucc-sm8250.c | 22 #define CX_GMU_CBCR_SLEEP_MASK 0xf 24 #define CX_GMU_CBCR_WAKE_MASK 0xf 37 { 249600000, 2000000000, 0 }, 41 .l = 0x1a, 42 .alpha = 0xaaa, 43 .config_ctl_val = 0x20485699, 44 .config_ctl_hi_val = 0x00002261, 45 .config_ctl_hi1_val = 0x029a699c, 46 .user_ctl_val = 0x00000000, 47 .user_ctl_hi_val = 0x00000805, [all …]
|
| /kernel/linux/linux-6.6/include/linux/ |
| D | kernelcapi.h | 19 #define CAPI_NOERROR 0x0000 21 #define CAPI_TOOMANYAPPLS 0x1001 22 #define CAPI_LOGBLKSIZETOSMALL 0x1002 23 #define CAPI_BUFFEXECEEDS64K 0x1003 24 #define CAPI_MSGBUFSIZETOOSMALL 0x1004 25 #define CAPI_ANZLOGCONNNOTSUPPORTED 0x1005 26 #define CAPI_REGRESERVED 0x1006 27 #define CAPI_REGBUSY 0x1007 28 #define CAPI_REGOSRESOURCEERR 0x1008 29 #define CAPI_REGNOTINSTALLED 0x1009 [all …]
|
| /kernel/linux/linux-5.10/include/linux/ |
| D | kernelcapi.h | 19 #define CAPI_NOERROR 0x0000 21 #define CAPI_TOOMANYAPPLS 0x1001 22 #define CAPI_LOGBLKSIZETOSMALL 0x1002 23 #define CAPI_BUFFEXECEEDS64K 0x1003 24 #define CAPI_MSGBUFSIZETOOSMALL 0x1004 25 #define CAPI_ANZLOGCONNNOTSUPPORTED 0x1005 26 #define CAPI_REGRESERVED 0x1006 27 #define CAPI_REGBUSY 0x1007 28 #define CAPI_REGOSRESOURCEERR 0x1008 29 #define CAPI_REGNOTINSTALLED 0x1009 [all …]
|
| /kernel/linux/linux-5.10/arch/xtensa/include/asm/ |
| D | bootparam.h | 18 #define BP_VERSION 0x0001 20 #define BP_TAG_COMMAND_LINE 0x1001 /* command line (0-terminated string)*/ 21 #define BP_TAG_INITRD 0x1002 /* ramdisk addr and size (bp_meminfo) */ 22 #define BP_TAG_MEMORY 0x1003 /* memory addr and size (bp_meminfo) */ 23 #define BP_TAG_SERIAL_BAUDRATE 0x1004 /* baud rate of current console. */ 24 #define BP_TAG_SERIAL_PORT 0x1005 /* serial device of current console */ 25 #define BP_TAG_FDT 0x1006 /* flat device tree addr */ 27 #define BP_TAG_FIRST 0x7B0B /* first tag with a version number */ 28 #define BP_TAG_LAST 0x7E0B /* last tag */ 37 unsigned long data[0]; /* data */ [all …]
|
| /kernel/linux/linux-6.6/arch/xtensa/include/asm/ |
| D | bootparam.h | 18 #define BP_VERSION 0x0001 20 #define BP_TAG_COMMAND_LINE 0x1001 /* command line (0-terminated string)*/ 21 #define BP_TAG_INITRD 0x1002 /* ramdisk addr and size (bp_meminfo) */ 22 #define BP_TAG_MEMORY 0x1003 /* memory addr and size (bp_meminfo) */ 23 #define BP_TAG_SERIAL_BAUDRATE 0x1004 /* baud rate of current console. */ 24 #define BP_TAG_SERIAL_PORT 0x1005 /* serial device of current console */ 25 #define BP_TAG_FDT 0x1006 /* flat device tree addr */ 27 #define BP_TAG_FIRST 0x7B0B /* first tag with a version number */ 28 #define BP_TAG_LAST 0x7E0B /* last tag */ 46 #define MEMORY_TYPE_CONVENTIONAL 0x1000 [all …]
|
| /kernel/linux/linux-5.10/arch/m68k/include/asm/ |
| D | mac_psc.h | 37 #define PSC_BASE (0x50F31000) 44 * To access a particular set of registers, add 0xn0 to the base 48 #define pIFRbase 0x100 49 #define pIERbase 0x104 55 #define PSC_MYSTERY 0x804 57 #define PSC_CTL_BASE 0xC00 59 #define PSC_SCSI_CTL 0xC00 60 #define PSC_ENETRD_CTL 0xC10 61 #define PSC_ENETWR_CTL 0xC20 62 #define PSC_FDC_CTL 0xC30 [all …]
|
| /kernel/linux/linux-6.6/arch/m68k/include/asm/ |
| D | mac_psc.h | 37 #define PSC_BASE (0x50F31000) 44 * To access a particular set of registers, add 0xn0 to the base 48 #define pIFRbase 0x100 49 #define pIERbase 0x104 55 #define PSC_MYSTERY 0x804 57 #define PSC_CTL_BASE 0xC00 59 #define PSC_SCSI_CTL 0xC00 60 #define PSC_ENETRD_CTL 0xC10 61 #define PSC_ENETWR_CTL 0xC20 62 #define PSC_FDC_CTL 0xC30 [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/ |
| D | renesas,cmt.yaml | 162 reg = <0xffca0000 0x1004>; 173 reg = <0xe6130000 0x1004>;
|
| /kernel/linux/linux-5.10/arch/arm/mach-pxa/ |
| D | pcm990_baseboard.h | 29 #define PCM990_CTRL_REG0 0x0000 /* RESET REGISTER */ 30 #define PCM990_CTRL_SYSRES 0x0001 /* System RESET REGISTER */ 31 #define PCM990_CTRL_RESOUT 0x0002 /* RESETOUT Enable REGISTER */ 32 #define PCM990_CTRL_RESGPIO 0x0004 /* RESETGPIO Enable REGISTER */ 34 #define PCM990_CTRL_REG1 0x0002 /* Power REGISTER */ 35 #define PCM990_CTRL_5VOFF 0x0001 /* Disable 5V Regulators */ 36 #define PCM990_CTRL_CANPWR 0x0004 /* Enable CANPWR ADUM */ 37 #define PCM990_CTRL_PM_5V 0x0008 /* Read 5V OK */ 39 #define PCM990_CTRL_REG2 0x0004 /* LED REGISTER */ 40 #define PCM990_CTRL_LEDPWR 0x0001 /* POWER LED enable */ [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/timer/ |
| D | renesas,cmt.yaml | 180 reg = <0xffca0000 0x1004>; 191 reg = <0xe6130000 0x1004>;
|
| /kernel/linux/linux-6.6/sound/soc/sof/amd/ |
| D | acp-dsp-offset.h | 15 #define ACP_DMA_CNTL_0 0x00 16 #define ACP_DMA_DSCR_STRT_IDX_0 0x20 17 #define ACP_DMA_DSCR_CNT_0 0x40 18 #define ACP_DMA_PRIO_0 0x60 19 #define ACP_DMA_CUR_DSCR_0 0x80 20 #define ACP_DMA_ERR_STS_0 0xC0 21 #define ACP_DMA_DESC_BASE_ADDR 0xE0 22 #define ACP_DMA_DESC_MAX_NUM_DSCR 0xE4 23 #define ACP_DMA_CH_STS 0xE8 24 #define ACP_DMA_CH_GROUP 0xEC [all …]
|
| /kernel/linux/linux-6.6/sound/soc/tegra/ |
| D | tegra186_asrc.h | 13 #define TEGRA186_ASRC_CFG 0x0 14 #define TEGRA186_ASRC_RATIO_INT_PART 0x4 15 #define TEGRA186_ASRC_RATIO_FRAC_PART 0x8 16 #define TEGRA186_ASRC_RATIO_LOCK_STATUS 0xc 17 #define TEGRA186_ASRC_MUTE_UNMUTE_DURATION 0x10 18 #define TEGRA186_ASRC_TX_THRESHOLD 0x14 19 #define TEGRA186_ASRC_RX_THRESHOLD 0x18 20 #define TEGRA186_ASRC_RATIO_COMP 0x1c 21 #define TEGRA186_ASRC_RX_STATUS 0x20 22 #define TEGRA186_ASRC_RX_CIF_CTRL 0x24 [all …]
|