Home
last modified time | relevance | path

Searched +full:0 +full:x20040000 (Results 1 – 17 of 17) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/nvmem/
Dlpc1857-eeprom.txt21 reg = <0x4000e000 0x1000>,
22 <0x20040000 0x4000>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/nvmem/
Dlpc1857-eeprom.txt21 reg = <0x4000e000 0x1000>,
22 <0x20040000 0x4000>;
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/
Ddsi_cfg.h11 #define MSM_DSI_VER_MAJOR_V2 0x02
12 #define MSM_DSI_VER_MAJOR_6G 0x03
13 #define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000
14 #define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000
15 #define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001
16 #define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000
17 #define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000
18 #define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001
19 #define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001
20 #define MSM_DSI_6G_VER_MINOR_V1_4_2 0x10040002
[all …]
/kernel/linux/linux-6.6/drivers/gpu/drm/msm/dsi/
Ddsi_cfg.h11 #define MSM_DSI_VER_MAJOR_V2 0x02
12 #define MSM_DSI_VER_MAJOR_6G 0x03
13 #define MSM_DSI_6G_VER_MINOR_V1_0 0x10000000
14 #define MSM_DSI_6G_VER_MINOR_V1_0_2 0x10000002
15 #define MSM_DSI_6G_VER_MINOR_V1_1 0x10010000
16 #define MSM_DSI_6G_VER_MINOR_V1_1_1 0x10010001
17 #define MSM_DSI_6G_VER_MINOR_V1_2 0x10020000
18 #define MSM_DSI_6G_VER_MINOR_V1_3 0x10030000
19 #define MSM_DSI_6G_VER_MINOR_V1_3_1 0x10030001
20 #define MSM_DSI_6G_VER_MINOR_V1_4_1 0x10040001
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/arm/
Darm,coresight-dynamic-funnel.yaml64 '^port(@[0-7])?$':
91 reg = <0x20040000 0x1000>;
105 #size-cells = <0>;
107 port@0 {
108 reg = <0>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/
Dcoresight.txt156 reg = <0 0x20010000 0 0x1000>;
162 etb_in_port: endpoint@0 {
171 reg = <0 0x20030000 0 0x1000>;
177 tpiu_in_port: endpoint@0 {
186 reg = <0 0x20070000 0 0x1000>;
216 #size-cells = <0>;
219 port@0 {
220 reg = <0>;
262 #size-cells = <0>;
264 port@0 {
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/arm/
Dvexpress-v2p-ca15_a7.dts16 arm,hbi = <0x249>;
17 arm,vexpress,site = <0xf>;
36 #size-cells = <0>;
38 cpu0: cpu@0 {
41 reg = <0>;
61 reg = <0x100>;
71 reg = <0x101>;
81 reg = <0x102>;
109 reg = <0 0x80000000 0 0x40000000>;
117 /* Chipselect 2 is physically at 0x18000000 */
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/nxp/lpc/
Dlpc18xx.dtsi19 #define LPC_PIN(port, pin) (0x##port * 32 + pin)
28 #size-cells = <0>;
30 cpu@0 {
33 reg = <0x0>;
41 #clock-cells = <0>;
47 #clock-cells = <0>;
53 #clock-cells = <0>;
54 clock-frequency = <0>;
60 #clock-cells = <0>;
61 clock-frequency = <0>;
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dlpc18xx.dtsi19 #define LPC_PIN(port, pin) (0x##port * 32 + pin)
28 #size-cells = <0>;
30 cpu@0 {
33 reg = <0x0>;
41 #clock-cells = <0>;
47 #clock-cells = <0>;
53 #clock-cells = <0>;
54 clock-frequency = <0>;
60 #clock-cells = <0>;
61 clock-frequency = <0>;
[all …]
Dvexpress-v2p-ca15_a7.dts16 arm,hbi = <0x249>;
17 arm,vexpress,site = <0xf>;
36 #size-cells = <0>;
38 cpu0: cpu@0 {
41 reg = <0>;
61 reg = <0x100>;
71 reg = <0x101>;
81 reg = <0x102>;
109 reg = <0 0x80000000 0 0x40000000>;
117 /* Chipselect 2 is physically at 0x18000000 */
[all …]
Drv1108.dtsi29 #size-cells = <0>;
34 reg = <0xf00>;
85 #clock-cells = <0>;
96 reg = <0x102a0000 0x4000>;
97 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
108 reg = <0x10080000 0x2000>;
111 ranges = <0 0x10080000 0x2000>;
116 reg = <0x10210000 0x100>;
125 pinctrl-0 = <&uart2m0_xfer>;
131 reg = <0x10220000 0x100>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/arm/
Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
16 ranges = <0 0x0 0x2a820000 0x20000>;
21 reg = <0x10000 0x10000>;
27 reg = <0x0 0x2b1f0000 0x0 0x1000>;
39 reg = <0x0 0x2b400000 0x0 0x10000>;
51 reg = <0x0 0x2b500000 0x0 0x10000>;
62 reg = <0x0 0x2b600000 0x0 0x10000>;
68 power-domains = <&scpi_devpd 0>;
73 reg = <0x0 0x2c010000 0 0x1000>,
74 <0x0 0x2c02f000 0 0x2000>,
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/arm/
Djuno-base.dtsi12 reg = <0x0 0x2a810000 0x0 0x10000>;
16 ranges = <0 0x0 0x2a820000 0x20000>;
21 reg = <0x10000 0x10000>;
27 reg = <0x0 0x2b1f0000 0x0 0x1000>;
38 reg = <0x0 0x2b400000 0x0 0x10000>;
50 reg = <0x0 0x2b500000 0x0 0x10000>;
61 reg = <0x0 0x2b600000 0x0 0x10000>;
67 power-domains = <&scpi_devpd 0>;
72 reg = <0x0 0x2c010000 0 0x1000>,
73 <0x0 0x2c02f000 0 0x2000>,
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/rockchip/
Drv1108.dtsi29 #size-cells = <0>;
34 reg = <0xf00>;
43 cpu_opp_table: opp-table-0 {
85 #clock-cells = <0>;
90 reg = <0x10080000 0x2000>;
93 ranges = <0 0x10080000 0x2000>;
98 reg = <0x10210000 0x100>;
107 pinctrl-0 = <&uart2m0_xfer>;
113 reg = <0x10220000 0x100>;
122 pinctrl-0 = <&uart1_xfer>;
[all …]
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dphy.c23 } while (0)
33 return 0; in _rtl8821ae_phy_calculate_bit_shift()
60 rtl_set_bbreg(hw, RRFMOD, 0xC00, 0x3); in rtl8812ae_fixspur()
61 /* 0x8AC[11:10] = 2'b11*/ in rtl8812ae_fixspur()
63 rtl_set_bbreg(hw, RRFMOD, 0xC00, 0x2); in rtl8812ae_fixspur()
64 /* 0x8AC[11:10] = 2'b10*/ in rtl8812ae_fixspur()
71 rtl_set_bbreg(hw, RRFMOD, 0x300, 0x3); in rtl8812ae_fixspur()
72 /*0x8AC[9:8] = 2'b11*/ in rtl8812ae_fixspur()
74 /* 0x8C4[30] = 1*/ in rtl8812ae_fixspur()
78 /*0x8C4[30] = 1*/ in rtl8812ae_fixspur()
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
Dphy.c23 } while (0)
33 return 0; in _rtl8821ae_phy_calculate_bit_shift()
60 rtl_set_bbreg(hw, RRFMOD, 0xC00, 0x3); in rtl8812ae_fixspur()
61 /* 0x8AC[11:10] = 2'b11*/ in rtl8812ae_fixspur()
63 rtl_set_bbreg(hw, RRFMOD, 0xC00, 0x2); in rtl8812ae_fixspur()
64 /* 0x8AC[11:10] = 2'b10*/ in rtl8812ae_fixspur()
71 rtl_set_bbreg(hw, RRFMOD, 0x300, 0x3); in rtl8812ae_fixspur()
72 /*0x8AC[9:8] = 2'b11*/ in rtl8812ae_fixspur()
74 /* 0x8C4[30] = 1*/ in rtl8812ae_fixspur()
78 /*0x8C4[30] = 1*/ in rtl8812ae_fixspur()
[all …]
/kernel/linux/patches/linux-4.19/hispark_taurus_patch/
Dhispark_taurus.patch2 index 1877da816..0b45060b7 100644
188 @@ -0,0 +1,240 @@
218 + #size-cells = <0>;
220 + cpu@0 {
223 + reg = <0>;
261 + opp-freq = <0 1 2 3 4>;
271 + reg = <0x80000000 0x40000000>;
309 + spidev@0 {
311 + reg = <0>;
312 + pl022,interface = <0>;
[all …]