| /kernel/linux/linux-6.6/drivers/pinctrl/mediatek/ |
| D | pinctrl-mt8516.c | 18 /* 0E4E8SR 4/8/12/16 */ 20 /* 0E2E4SR 2/4/6/8 */ 23 MTK_DRV_GRP(2, 16, 0, 2, 2) 27 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 28 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 33 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 34 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
| D | pinctrl-mt8167.c | 18 /* 0E4E8SR 4/8/12/16 */ 20 /* 0E2E4SR 2/4/6/8 */ 23 MTK_DRV_GRP(2, 16, 0, 2, 2) 27 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 28 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 33 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 34 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
| D | pinctrl-mt8173.c | 18 #define DRV_BASE 0xb00 21 MTK_PIN_PUPD_SPEC_SR(119, 0xe00, 2, 1, 0), /* KROW0 */ 22 MTK_PIN_PUPD_SPEC_SR(120, 0xe00, 6, 5, 4), /* KROW1 */ 23 MTK_PIN_PUPD_SPEC_SR(121, 0xe00, 10, 9, 8), /* KROW2 */ 24 MTK_PIN_PUPD_SPEC_SR(122, 0xe10, 2, 1, 0), /* KCOL0 */ 25 MTK_PIN_PUPD_SPEC_SR(123, 0xe10, 6, 5, 4), /* KCOL1 */ 26 MTK_PIN_PUPD_SPEC_SR(124, 0xe10, 10, 9, 8), /* KCOL2 */ 28 MTK_PIN_PUPD_SPEC_SR(67, 0xd10, 2, 1, 0), /* ms0 DS */ 29 MTK_PIN_PUPD_SPEC_SR(68, 0xd00, 2, 1, 0), /* ms0 RST */ 30 MTK_PIN_PUPD_SPEC_SR(66, 0xc10, 2, 1, 0), /* ms0 cmd */ [all …]
|
| D | pinctrl-mt8127.c | 19 /* 0E4E8SR 4/8/12/16 */ 21 /* 0E2E4SR 2/4/6/8 */ 24 MTK_DRV_GRP(2, 16, 0, 2, 2) 28 MTK_PIN_DRV_GRP(0, 0xb00, 0, 1), 29 MTK_PIN_DRV_GRP(1, 0xb00, 0, 1), 30 MTK_PIN_DRV_GRP(2, 0xb00, 0, 1), 31 MTK_PIN_DRV_GRP(3, 0xb00, 0, 1), 32 MTK_PIN_DRV_GRP(4, 0xb00, 0, 1), 33 MTK_PIN_DRV_GRP(5, 0xb00, 0, 1), 34 MTK_PIN_DRV_GRP(6, 0xb00, 0, 1), [all …]
|
| D | pinctrl-mt6795.c | 11 PIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit, \ 12 _x_bits, 15, 0) 15 PIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit, \ 16 _x_bits, 16, 0) 19 PIN_FIELD_CALC(_s_pin, _e_pin, 0, _s_addr, _x_addrs, _s_bit, \ 23 PIN_FIELD16(0, 196, 0x0, 0x10, 0, 1), 27 PIN_FIELD16(0, 196, 0x100, 0x10, 0, 1), 31 PIN_FIELD16(0, 196, 0x200, 0x10, 0, 1), 35 PIN_FIELD16(0, 196, 0x400, 0x10, 0, 1), 39 PIN_FIELD16(0, 196, 0x500, 0x10, 0, 1), [all …]
|
| /kernel/linux/linux-5.10/drivers/pinctrl/mediatek/ |
| D | pinctrl-mt8167.c | 19 /* 0E4E8SR 4/8/12/16 */ 21 /* 0E2E4SR 2/4/6/8 */ 24 MTK_DRV_GRP(2, 16, 0, 2, 2) 28 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 32 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 34 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 35 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
| D | pinctrl-mt8516.c | 19 /* 0E4E8SR 4/8/12/16 */ 21 /* 0E2E4SR 2/4/6/8 */ 24 MTK_DRV_GRP(2, 16, 0, 2, 2) 28 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 32 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 34 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 35 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
| D | pinctrl-mt8173.c | 19 #define DRV_BASE 0xb00 22 MTK_PIN_PUPD_SPEC_SR(119, 0xe00, 2, 1, 0), /* KROW0 */ 23 MTK_PIN_PUPD_SPEC_SR(120, 0xe00, 6, 5, 4), /* KROW1 */ 24 MTK_PIN_PUPD_SPEC_SR(121, 0xe00, 10, 9, 8), /* KROW2 */ 25 MTK_PIN_PUPD_SPEC_SR(122, 0xe10, 2, 1, 0), /* KCOL0 */ 26 MTK_PIN_PUPD_SPEC_SR(123, 0xe10, 6, 5, 4), /* KCOL1 */ 27 MTK_PIN_PUPD_SPEC_SR(124, 0xe10, 10, 9, 8), /* KCOL2 */ 29 MTK_PIN_PUPD_SPEC_SR(67, 0xd10, 2, 1, 0), /* ms0 DS */ 30 MTK_PIN_PUPD_SPEC_SR(68, 0xd00, 2, 1, 0), /* ms0 RST */ 31 MTK_PIN_PUPD_SPEC_SR(66, 0xc10, 2, 1, 0), /* ms0 cmd */ [all …]
|
| D | pinctrl-mt8127.c | 20 /* 0E4E8SR 4/8/12/16 */ 22 /* 0E2E4SR 2/4/6/8 */ 25 MTK_DRV_GRP(2, 16, 0, 2, 2) 29 MTK_PIN_DRV_GRP(0, 0xb00, 0, 1), 30 MTK_PIN_DRV_GRP(1, 0xb00, 0, 1), 31 MTK_PIN_DRV_GRP(2, 0xb00, 0, 1), 32 MTK_PIN_DRV_GRP(3, 0xb00, 0, 1), 33 MTK_PIN_DRV_GRP(4, 0xb00, 0, 1), 34 MTK_PIN_DRV_GRP(5, 0xb00, 0, 1), 35 MTK_PIN_DRV_GRP(6, 0xb00, 0, 1), [all …]
|
| /kernel/linux/linux-5.10/drivers/media/i2c/cx25840/ |
| D | cx25840-audio.c | 39 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in cx25840_set_audclk_freq() 40 * AUX_PLL Integer = 0x06, AUX PLL Post Divider = 0x10 in cx25840_set_audclk_freq() 42 cx25840_write4(client, 0x108, 0x1006040f); in cx25840_set_audclk_freq() 45 * VID_PLL Fraction (register 0x10c) = 0x2be2fe in cx25840_set_audclk_freq() 46 * 28636360 * 0xf.15f17f0/4 = 108 MHz in cx25840_set_audclk_freq() 51 * AUX_PLL Fraction = 0x1bb39ee in cx25840_set_audclk_freq() 52 * 28636363 * 0x6.dd9cf70/0x10 = 32000 * 384 in cx25840_set_audclk_freq() 57 cx25840_write4(client, 0x110, 0x01bb39ee); in cx25840_set_audclk_freq() 61 * SA_MCLK_DIV = 0x10 = 384/384 * AUX_PLL post dvivider in cx25840_set_audclk_freq() 63 cx25840_write(client, 0x127, 0x50); in cx25840_set_audclk_freq() [all …]
|
| /kernel/linux/linux-6.6/drivers/media/i2c/cx25840/ |
| D | cx25840-audio.c | 39 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in cx25840_set_audclk_freq() 40 * AUX_PLL Integer = 0x06, AUX PLL Post Divider = 0x10 in cx25840_set_audclk_freq() 42 cx25840_write4(client, 0x108, 0x1006040f); in cx25840_set_audclk_freq() 45 * VID_PLL Fraction (register 0x10c) = 0x2be2fe in cx25840_set_audclk_freq() 46 * 28636360 * 0xf.15f17f0/4 = 108 MHz in cx25840_set_audclk_freq() 51 * AUX_PLL Fraction = 0x1bb39ee in cx25840_set_audclk_freq() 52 * 28636363 * 0x6.dd9cf70/0x10 = 32000 * 384 in cx25840_set_audclk_freq() 57 cx25840_write4(client, 0x110, 0x01bb39ee); in cx25840_set_audclk_freq() 61 * SA_MCLK_DIV = 0x10 = 384/384 * AUX_PLL post dvivider in cx25840_set_audclk_freq() 63 cx25840_write(client, 0x127, 0x50); in cx25840_set_audclk_freq() [all …]
|
| /kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/ |
| D | v4l2-controls.h | 8 #define V4L2_CTRL_CLASS_USER 0x00980000 9 #define V4L2_CTRL_CLASS_MPEG 0x00990000 10 #define V4L2_CTRL_CLASS_CAMERA 0x009a0000 11 #define V4L2_CTRL_CLASS_FM_TX 0x009b0000 12 #define V4L2_CTRL_CLASS_FLASH 0x009c0000 13 #define V4L2_CTRL_CLASS_JPEG 0x009d0000 14 #define V4L2_CTRL_CLASS_IMAGE_SOURCE 0x009e0000 15 #define V4L2_CTRL_CLASS_IMAGE_PROC 0x009f0000 16 #define V4L2_CTRL_CLASS_DV 0x00a00000 17 #define V4L2_CTRL_CLASS_FM_RX 0x00a10000 [all …]
|
| /kernel/linux/linux-5.10/arch/arm64/include/asm/ |
| D | brk-imm.h | 11 * 0x004: for installing kprobes 12 * 0x005: for installing uprobes 13 * 0x006: for kprobe software single-step 14 * Allowed values for kgdb are 0x400 - 0x7ff 15 * 0x100: for triggering a fault on purpose (reserved) 16 * 0x400: for dynamic BRK instruction 17 * 0x401: for compile time BRK instruction 18 * 0x800: kernel-mode BUG() and WARN() traps 19 * 0x9xx: tag-based KASAN trap (allowed values 0x900 - 0x9ff) 21 #define KPROBES_BRK_IMM 0x004 [all …]
|
| /kernel/linux/patches/linux-6.6/prebuilts/usr/include/linux/ |
| D | v4l2-controls.h | 22 #define V4L2_CTRL_CLASS_USER 0x00980000 23 #define V4L2_CTRL_CLASS_MPEG 0x00990000 24 #define V4L2_CTRL_CLASS_CAMERA 0x009a0000 25 #define V4L2_CTRL_CLASS_FM_TX 0x009b0000 26 #define V4L2_CTRL_CLASS_FLASH 0x009c0000 27 #define V4L2_CTRL_CLASS_JPEG 0x009d0000 28 #define V4L2_CTRL_CLASS_IMAGE_SOURCE 0x009e0000 29 #define V4L2_CTRL_CLASS_IMAGE_PROC 0x009f0000 30 #define V4L2_CTRL_CLASS_DV 0x00a00000 31 #define V4L2_CTRL_CLASS_FM_RX 0x00a10000 [all …]
|
| /kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/ |
| D | v4l2-controls.h | 22 #define V4L2_CTRL_CLASS_USER 0x00980000 23 #define V4L2_CTRL_CLASS_MPEG 0x00990000 24 #define V4L2_CTRL_CLASS_CAMERA 0x009a0000 25 #define V4L2_CTRL_CLASS_FM_TX 0x009b0000 26 #define V4L2_CTRL_CLASS_FLASH 0x009c0000 27 #define V4L2_CTRL_CLASS_JPEG 0x009d0000 28 #define V4L2_CTRL_CLASS_IMAGE_SOURCE 0x009e0000 29 #define V4L2_CTRL_CLASS_IMAGE_PROC 0x009f0000 30 #define V4L2_CTRL_CLASS_DV 0x00a00000 31 #define V4L2_CTRL_CLASS_FM_RX 0x00a10000 [all …]
|
| /kernel/linux/linux-6.6/arch/alpha/kernel/ |
| D | sys_jensen.c | 37 * Jensen is special: the vector is 0x8X0 for EISA interrupt X, and 38 * 0x9X0 for the local motherboard interrupts. 43 * 0x660 - NMI 45 * 0x800 - IRQ0 interval timer (not used, as we use the RTC timer) 46 * 0x810 - IRQ1 line printer (duh..) 47 * 0x860 - IRQ6 floppy disk 49 * 0x900 - COM1 50 * 0x920 - COM2 51 * 0x980 - keyboard 52 * 0x990 - mouse [all …]
|
| /kernel/linux/linux-5.10/arch/alpha/kernel/ |
| D | sys_jensen.c | 37 * Jensen is special: the vector is 0x8X0 for EISA interrupt X, and 38 * 0x9X0 for the local motherboard interrupts. 43 * 0x660 - NMI 45 * 0x800 - IRQ0 interval timer (not used, as we use the RTC timer) 46 * 0x810 - IRQ1 line printer (duh..) 47 * 0x860 - IRQ6 floppy disk 49 * 0x900 - COM1 50 * 0x920 - COM2 51 * 0x980 - keyboard 52 * 0x990 - mouse [all …]
|
| /kernel/linux/linux-6.6/arch/arm64/include/asm/ |
| D | brk-imm.h | 11 * 0x004: for installing kprobes 12 * 0x005: for installing uprobes 13 * 0x006: for kprobe software single-step 14 * Allowed values for kgdb are 0x400 - 0x7ff 15 * 0x100: for triggering a fault on purpose (reserved) 16 * 0x400: for dynamic BRK instruction 17 * 0x401: for compile time BRK instruction 18 * 0x800: kernel-mode BUG() and WARN() traps 19 * 0x9xx: tag-based KASAN trap (allowed values 0x900 - 0x9ff) 20 * 0x55xx: Undefined Behavior Sanitizer traps ('U' << 8) [all …]
|
| /kernel/linux/linux-5.10/include/uapi/linux/ |
| D | v4l2-controls.h | 56 #define V4L2_CTRL_CLASS_USER 0x00980000 /* Old-style 'user' controls */ 57 #define V4L2_CTRL_CLASS_MPEG 0x00990000 /* MPEG-compression controls */ 58 #define V4L2_CTRL_CLASS_CAMERA 0x009a0000 /* Camera class controls */ 59 #define V4L2_CTRL_CLASS_FM_TX 0x009b0000 /* FM Modulator controls */ 60 #define V4L2_CTRL_CLASS_FLASH 0x009c0000 /* Camera flash controls */ 61 #define V4L2_CTRL_CLASS_JPEG 0x009d0000 /* JPEG-compression controls */ 62 #define V4L2_CTRL_CLASS_IMAGE_SOURCE 0x009e0000 /* Image source controls */ 63 #define V4L2_CTRL_CLASS_IMAGE_PROC 0x009f0000 /* Image processing controls */ 64 #define V4L2_CTRL_CLASS_DV 0x00a00000 /* Digital Video controls */ 65 #define V4L2_CTRL_CLASS_FM_RX 0x00a10000 /* FM Receiver controls */ [all …]
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/bridge/ |
| D | ptn3460.txt | 11 | 0 | 1024x768 | NXP Generic | 14 | 3 | 1600x900 | Samsung LTM200KT | 17 | 6 | 1600x900 | ChiMei M215HGE | 28 reg = <0x20>; 29 powerdown-gpio = <&gpy2 5 1 0 0>; 30 reset-gpio = <&gpx1 5 1 0 0>; 33 port@0 {
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/mediatek/ |
| D | mediatek,hdmi.txt | 19 configuration registers. For mt8173 this must be offset 0x900 into the 20 MMSYS_CONFIG region: <&mmsys 0x900>. 23 - port@0: The input port in the ports node should be connected to a DPI output 67 - #phy-cells: must be <0> 68 - #clock-cells: must be <0> 71 - mediatek,ibias: TX DRV bias current for <1.65Gbps, defaults to 0xa 72 - mediatek,ibias_up: TX DRV bias current for >1.65Gbps, defaults to 0x1c 78 reg = <0 0x10013000 0 0xbc>; 85 reg = <0 0x10209100 0 0x24>; 89 mediatek,ibias = <0xa>; [all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/bridge/ |
| D | nxp,ptn3460.yaml | 25 0 1024x768 NXP Generic 28 3 1600x900 Samsung LTM200KT 31 6 1600x900 ChiMei M215HGE 32 enum: [0, 1, 2, 3, 4, 5, 6] 46 port@0: 57 - port@0 76 #size-cells = <0>; 80 reg = <0x20>; 87 #size-cells = <0>; 89 port@0 { [all …]
|
| /kernel/linux/linux-6.6/drivers/media/pci/cx18/ |
| D | cx18-av-audio.c | 60 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in set_audclk_freq() 61 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x20 in set_audclk_freq() 63 cx18_av_write4(cx, 0x108, 0x200d040f); in set_audclk_freq() 65 /* VID_PLL Fraction = 0x2be2fe */ in set_audclk_freq() 66 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq() 67 cx18_av_write4(cx, 0x10c, 0x002be2fe); in set_audclk_freq() 69 /* AUX_PLL Fraction = 0x176740c */ in set_audclk_freq() 70 /* xtal * 0xd.bb3a060/0x20 = 32000 * 384: 393 MHz p-pd*/ in set_audclk_freq() 71 cx18_av_write4(cx, 0x110, 0x0176740c); in set_audclk_freq() 74 /* 0x1.f77f = (4 * xtal/8*2/455) / 32000 */ in set_audclk_freq() [all …]
|
| /kernel/linux/linux-5.10/drivers/media/pci/cx18/ |
| D | cx18-av-audio.c | 60 * VID_PLL Integer = 0x0f, VID_PLL Post Divider = 0x04 in set_audclk_freq() 61 * AUX_PLL Integer = 0x0d, AUX PLL Post Divider = 0x20 in set_audclk_freq() 63 cx18_av_write4(cx, 0x108, 0x200d040f); in set_audclk_freq() 65 /* VID_PLL Fraction = 0x2be2fe */ in set_audclk_freq() 66 /* xtal * 0xf.15f17f0/4 = 108 MHz: 432 MHz pre-postdiv*/ in set_audclk_freq() 67 cx18_av_write4(cx, 0x10c, 0x002be2fe); in set_audclk_freq() 69 /* AUX_PLL Fraction = 0x176740c */ in set_audclk_freq() 70 /* xtal * 0xd.bb3a060/0x20 = 32000 * 384: 393 MHz p-pd*/ in set_audclk_freq() 71 cx18_av_write4(cx, 0x110, 0x0176740c); in set_audclk_freq() 74 /* 0x1.f77f = (4 * xtal/8*2/455) / 32000 */ in set_audclk_freq() [all …]
|
| /kernel/linux/linux-5.10/drivers/staging/rtl8188eu/include/ |
| D | hal8188e_phy_reg.h | 11 /* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */ 13 /* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */ 14 /* 3. RF register 0x00-2E */ 19 /* 3. Page8(0x800) */ 20 #define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC RF BW Setting */ 21 #define rFPGA0_TxGainStage 0x80c /* Set TX PWR init gain? */ 23 #define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ 24 #define rFPGA0_XA_HSSIParameter2 0x824 25 #define rFPGA0_XB_HSSIParameter1 0x828 26 #define rFPGA0_XB_HSSIParameter2 0x82c [all …]
|