| /kernel/linux/linux-6.6/arch/sh/mm/ |
| D | Kconfig | 35 The page size is not necessarily 4KB. Keep this in mind when 69 def_bool !32BIT 72 config 32BIT 77 bool "Support 32-bit physical addressing through PMB" 79 select 32BIT 83 32-bits through the SH-4A PMB. If this is not set, legacy 155 bool "4kB" 160 bool "8kB" 163 This enables 8kB pages as supported by SH-X2 and later MMUs. 166 bool "16kB" [all …]
|
| /kernel/linux/linux-5.10/arch/sh/mm/ |
| D | Kconfig | 41 The page size is not necessarily 4KB. Keep this in mind when 73 def_bool !32BIT 76 config 32BIT 81 bool "Support 32-bit physical addressing through PMB" 83 select 32BIT 87 32-bits through the SH-4A PMB. If this is not set, legacy 167 bool "4kB" 172 bool "8kB" 175 This enables 8kB pages as supported by SH-X2 and later MMUs. 178 bool "16kB" [all …]
|
| /kernel/linux/linux-6.6/Documentation/admin-guide/cgroup-v1/ |
| D | hugetlb.rst | 34 For a system supporting three hugepage sizes (64k, 32M and 1G), the control 46 hugetlb.64KB.limit_in_bytes 47 hugetlb.64KB.max_usage_in_bytes 48 hugetlb.64KB.numa_stat 49 hugetlb.64KB.usage_in_bytes 50 hugetlb.64KB.failcnt 51 hugetlb.64KB.rsvd.limit_in_bytes 52 hugetlb.64KB.rsvd.max_usage_in_bytes 53 hugetlb.64KB.rsvd.usage_in_bytes 54 hugetlb.64KB.rsvd.failcnt [all …]
|
| /kernel/linux/linux-5.10/Documentation/admin-guide/cgroup-v1/ |
| D | hugetlb.rst | 33 For a system supporting three hugepage sizes (64k, 32M and 1G), the control 44 hugetlb.64KB.limit_in_bytes 45 hugetlb.64KB.max_usage_in_bytes 46 hugetlb.64KB.usage_in_bytes 47 hugetlb.64KB.failcnt 48 hugetlb.64KB.rsvd.limit_in_bytes 49 hugetlb.64KB.rsvd.max_usage_in_bytes 50 hugetlb.64KB.rsvd.usage_in_bytes 51 hugetlb.64KB.rsvd.failcnt 52 hugetlb.32MB.limit_in_bytes [all …]
|
| /kernel/linux/linux-6.6/arch/parisc/ |
| D | Kconfig | 184 that can run on all 32-bit PA CPUs (albeit not optimally fast), 266 and slower than the 32bit one. 273 bool "4KB" 276 performance, a page size of 16KB is recommended. For best 277 compatibility with 32bit applications, a page size of 4KB should be 278 selected (the vast majority of 32bit binaries work perfectly fine 281 4KB For best 32bit compatibility 282 16KB For best performance 283 64KB For best performance, might give more overhead. 285 If you don't know what to do, choose 4KB. [all …]
|
| /kernel/linux/linux-6.6/arch/ia64/ |
| D | Kconfig | 73 the 32-bit X86 line. The IA-64 Linux project has a home 145 bool "4KB" 148 performance, a page size of 8KB or 16KB is recommended. For best 149 IA-32 compatibility, a page size of 4KB should be selected (the vast 150 majority of IA-32 binaries work perfectly fine with a larger page 151 size). For Itanium 2 or newer systems, a page size of 64KB can also 154 4KB For best IA-32 compatibility 155 8KB For best IA-64 performance 156 16KB For best IA-64 performance 157 64KB Requires Itanium 2 or newer processor. [all …]
|
| /kernel/linux/linux-5.10/arch/parisc/ |
| D | Kconfig | 87 default "arch/parisc/configs/generic-32bit_defconfig" if !64BIT 156 that can run on all 32-bit PA CPUs (albeit not optimally fast), 237 and slower than the 32bit one. 244 bool "4KB" 247 performance, a page size of 16KB is recommended. For best 248 compatibility with 32bit applications, a page size of 4KB should be 249 selected (the vast majority of 32bit binaries work perfectly fine 252 4KB For best 32bit compatibility 253 16KB For best performance 254 64KB For best performance, might give more overhead. [all …]
|
| /kernel/linux/linux-5.10/drivers/gpu/drm/amd/amdgpu/ |
| D | psp_gfx_if.h | 74 …volatile uint32_t ring_addr_hi; /* +24 bits [63:32] of GPU Virtual of ring buffer (VMID=0) … 109 …ddr_lo; /* bits [31:0] of the GPU Virtual address of the TA binary (must be 4 KB aligned) */ 110 …uint32_t app_phy_addr_hi; /* bits [63:32] of the GPU Virtual address of the TA binar… 112 …f_phy_addr_lo; /* bits [31:0] of the GPU Virtual address of CMD buffer (must be 4 KB aligned) */ 113 …uint32_t cmd_buf_phy_addr_hi; /* bits [63:32] of the GPU Virtual address of CMD buffer */ 114 …_t cmd_buf_len; /* length of the CMD buffer in bytes; must be multiple of 4 KB */ 135 …uf_phy_addr_lo; /* bits [31:0] of GPU Virtual address of the buffer (must be 4 KB aligned) */ 136 uint32_t buf_phy_addr_hi; /* bits [63:32] of GPU Virtual address of the buffer */ 137 …uint32_t buf_size; /* buffer size in bytes (must be multiple of 4 KB and no bi… 150 …e; /* total size of all buffers in the list in bytes (must be multiple of 4 KB) */ [all …]
|
| /kernel/linux/linux-5.10/drivers/s390/crypto/ |
| D | zcrypt_ep11misc.c | 123 struct ep11keyblob *kb = (struct ep11keyblob *) (key + sizeof(*hdr)); in ep11_check_aes_key_with_hdr() local 127 if (keylen < sizeof(*hdr) + sizeof(*kb)) { in ep11_check_aes_key_with_hdr() 129 __func__, keylen, sizeof(*hdr) + sizeof(*kb)); in ep11_check_aes_key_with_hdr() 157 if (hdr->len < sizeof(*hdr) + sizeof(*kb)) { in ep11_check_aes_key_with_hdr() 160 __func__, (int) hdr->len, sizeof(*hdr) + sizeof(*kb)); in ep11_check_aes_key_with_hdr() 164 if (kb->version != EP11_STRUCT_MAGIC) { in ep11_check_aes_key_with_hdr() 167 __func__, (int) kb->version, EP11_STRUCT_MAGIC); in ep11_check_aes_key_with_hdr() 170 if (checkcpacfexp && !(kb->attr & EP11_BLOB_PKEY_EXTRACTABLE)) { in ep11_check_aes_key_with_hdr() 190 struct ep11keyblob *kb = (struct ep11keyblob *) (key + sizeof(*hdr)); in ep11_check_ecc_key_with_hdr() local 194 if (keylen < sizeof(*hdr) + sizeof(*kb)) { in ep11_check_ecc_key_with_hdr() [all …]
|
| D | zcrypt_ccamisc.c | 366 keysize = 32; in cca_genseckey() 505 keysize = 32; in cca_clr2seckey() 618 u8 keyattr[32]; in cca_sec2protkey() 621 u8 vp[32]; /* verification pattern */ in cca_sec2protkey() 691 case 16+32: in cca_sec2protkey() 696 case 24+32: in cca_sec2protkey() 701 case 32+32: in cca_sec2protkey() 798 } kb; in cca_gencipherkey() member 813 } kb; in cca_gencipherkey() member 850 /* prepare kb block */ in cca_gencipherkey() [all …]
|
| /kernel/linux/linux-6.6/arch/powerpc/lib/ |
| D | test-code-patching.c | 68 /* Largest negative relative branch, - 32 MB */ in test_branch_iform() 87 /* Maximum relative negative offset, - 32 MB */ in test_branch_iform() 92 /* Out of range relative negative offset, - 32 MB + 4*/ in test_branch_iform() 96 /* Out of range relative positive offset, + 32 MB */ in test_branch_iform() 151 /* Maximum positive relative conditional branch, + 32 KB - 4B */ in test_branch_bform() 157 /* Largest negative relative conditional branch, - 32 KB */ in test_branch_bform() 179 /* Maximum relative negative offset, - 32 KB */ in test_branch_bform() 184 /* Out of range relative negative offset, - 32 KB + 4*/ in test_branch_bform() 188 /* Out of range relative positive offset, + 32 KB */ in test_branch_bform() 226 /* Maximum negative case, move b . to addr + 32 MB */ in test_translate_branch() [all …]
|
| /kernel/linux/linux-5.10/arch/ia64/ |
| D | Kconfig | 64 the 32-bit X86 line. The IA-64 Linux project has a home 147 bool "4KB" 150 performance, a page size of 8KB or 16KB is recommended. For best 151 IA-32 compatibility, a page size of 4KB should be selected (the vast 152 majority of IA-32 binaries work perfectly fine with a larger page 153 size). For Itanium 2 or newer systems, a page size of 64KB can also 156 4KB For best IA-32 compatibility 157 8KB For best IA-64 performance 158 16KB For best IA-64 performance 159 64KB Requires Itanium 2 or newer processor. [all …]
|
| /kernel/linux/linux-6.6/drivers/gpu/drm/amd/amdgpu/ |
| D | psp_gfx_if.h | 74 …volatile uint32_t ring_addr_hi; /* +24 bits [63:32] of GPU Virtual of ring buffer (VMID=0) … 125 …ddr_lo; /* bits [31:0] of the GPU Virtual address of the TA binary (must be 4 KB aligned) */ 126 …uint32_t app_phy_addr_hi; /* bits [63:32] of the GPU Virtual address of the TA binar… 128 …f_phy_addr_lo; /* bits [31:0] of the GPU Virtual address of CMD buffer (must be 4 KB aligned) */ 129 …uint32_t cmd_buf_phy_addr_hi; /* bits [63:32] of the GPU Virtual address of CMD buffer */ 130 …_t cmd_buf_len; /* length of the CMD buffer in bytes; must be multiple of 4 KB */ 151 …uf_phy_addr_lo; /* bits [31:0] of GPU Virtual address of the buffer (must be 4 KB aligned) */ 152 uint32_t buf_phy_addr_hi; /* bits [63:32] of GPU Virtual address of the buffer */ 153 …uint32_t buf_size; /* buffer size in bytes (must be multiple of 4 KB and no bi… 166 …e; /* total size of all buffers in the list in bytes (must be multiple of 4 KB) */ [all …]
|
| /kernel/linux/linux-6.6/drivers/s390/crypto/ |
| D | zcrypt_ep11misc.c | 118 static int ep11_kb_split(const u8 *kb, size_t kblen, u32 kbver, in ep11_kb_split() argument 129 hdr = (struct ep11kblob_header *)kb; in ep11_kb_split() 146 pl = (u8 *)kb + hdrsize; in ep11_kb_split() 162 static int ep11_kb_decode(const u8 *kb, size_t kblen, in ep11_kb_decode() argument 174 tmph = (struct ep11kblob_header *)kb; in ep11_kb_decode() 180 if (ep11_kb_split(kb, kblen, tmph->version, in ep11_kb_decode() 213 struct ep11keyblob *kb; in ep11_kb_wkvp() local 215 if (ep11_kb_decode(keyblob, keybloblen, NULL, NULL, &kb, NULL)) in ep11_kb_wkvp() 217 return kb->wkvp; in ep11_kb_wkvp() 228 struct ep11keyblob *kb = (struct ep11keyblob *)(key + sizeof(*hdr)); in ep11_check_aes_key_with_hdr() local [all …]
|
| D | zcrypt_ccamisc.c | 366 keysize = 32; in cca_genseckey() 505 keysize = 32; in cca_clr2seckey() 618 u8 keyattr[32]; in cca_sec2protkey() 621 u8 vp[32]; /* verification pattern */ in cca_sec2protkey() 694 case 16 + 32: in cca_sec2protkey() 699 case 24 + 32: in cca_sec2protkey() 704 case 32 + 32: in cca_sec2protkey() 801 } kb; in cca_gencipherkey() member 816 } kb; in cca_gencipherkey() member 853 /* prepare kb block */ in cca_gencipherkey() [all …]
|
| /kernel/linux/linux-5.10/Documentation/arm64/ |
| D | memory.rst | 9 tables with a 4KB page size and up to 3 levels with a 64KB page size. 12 with the 4KB page configuration, allowing 39-bit (512GB) or 48-bit 14 64KB pages, only 2 levels of translation tables, allowing 42-bit (4TB) 18 only available when running with a 64KB page size and expands the 29 AArch64 Linux memory layout with 4KB pages + 4 levels (48-bit):: 35 ffff800000000000 ffff9fffffffffff 32TB kasan shadow region 40 fffffdfffe5f9000 fffffdfffe9fffff 4124KB fixed mappings 48 AArch64 Linux memory layout with 64KB pages + 3 levels (52-bit with HW support):: 60 fffffc1ffe590000 fffffc1ffe9fffff 4544KB fixed mappings 68 Translation table lookup with 4KB pages:: [all …]
|
| /kernel/linux/linux-6.6/Documentation/arch/arm64/ |
| D | memory.rst | 9 tables with a 4KB page size and up to 3 levels with a 64KB page size. 12 with the 4KB page configuration, allowing 39-bit (512GB) or 48-bit 14 64KB pages, only 2 levels of translation tables, allowing 42-bit (4TB) 18 only available when running with a 64KB page size and expands the 29 AArch64 Linux memory layout with 4KB pages + 4 levels (48-bit):: 35 [ffff600000000000 ffff7fffffffffff] 32TB [kasan shadow region] 46 AArch64 Linux memory layout with 64KB pages + 3 levels (52-bit with HW support):: 63 Translation table lookup with 4KB pages:: 66 |63 56|55 48|47 40|39 32|31 24|23 16|15 8|7 0| 78 Translation table lookup with 64KB pages:: [all …]
|
| /kernel/linux/linux-6.6/arch/mips/lib/ |
| D | dump_tlb.c | 49 case PM_4K: return "4kb"; in msk2str() 50 case PM_16K: return "16kb"; in msk2str() 51 case PM_64K: return "64kb"; in msk2str() 52 case PM_256K: return "256kb"; in msk2str() 54 case PM_8K: return "8kb"; in msk2str() 55 case PM_32K: return "32kb"; in msk2str() 56 case PM_128K: return "128kb"; in msk2str() 57 case PM_512K: return "512kb"; in msk2str() 60 case PM_32M: return "32Mb"; in msk2str()
|
| /kernel/linux/linux-5.10/arch/mips/lib/ |
| D | dump_tlb.c | 49 case PM_4K: return "4kb"; in msk2str() 50 case PM_16K: return "16kb"; in msk2str() 51 case PM_64K: return "64kb"; in msk2str() 52 case PM_256K: return "256kb"; in msk2str() 54 case PM_8K: return "8kb"; in msk2str() 55 case PM_32K: return "32kb"; in msk2str() 56 case PM_128K: return "128kb"; in msk2str() 57 case PM_512K: return "512kb"; in msk2str() 60 case PM_32M: return "32Mb"; in msk2str()
|
| /kernel/linux/linux-5.10/arch/powerpc/lib/ |
| D | code-patching.c | 223 * by: imm32 = SignExtend(LI:'0b00', 32); in is_offset_in_branch_range() 459 /* Largest negative relative branch, - 32 MB */ in test_branch_iform() 475 /* Maximum relative negative offset, - 32 MB */ in test_branch_iform() 479 /* Out of range relative negative offset, - 32 MB + 4*/ in test_branch_iform() 483 /* Out of range relative positive offset, + 32 MB */ in test_branch_iform() 536 /* Maximum positive relative conditional branch, + 32 KB - 4B */ in test_branch_bform() 542 /* Largest negative relative conditional branch, - 32 KB */ in test_branch_bform() 561 /* Maximum relative negative offset, - 32 KB */ in test_branch_bform() 565 /* Out of range relative negative offset, - 32 KB + 4*/ in test_branch_bform() 569 /* Out of range relative positive offset, + 32 KB */ in test_branch_bform() [all …]
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi2/ |
| D | gaudi2.h | 18 #define MSIX_BAR_SIZE 0x4000ull /* 16KB */ 21 #define CFG_SIZE 0x8000000ull /* 96MB CFG + 32MB DBG*/ 26 #define STM_FLASH_SIZE 0x2000000ull /* 32MB */ 32 #define SCRATCHPAD_SRAM_SIZE 0x10000ull /* 64KB */ 35 #define PCIE_FW_SRAM_SIZE 0x8000 /* 32KB */
|
| /kernel/linux/linux-6.6/arch/loongarch/ |
| D | Kconfig | 178 config 32BIT 217 def_bool 32BIT 274 default 16KB_2LEVEL if 32BIT 282 bool "4KB with 3 levels" 286 This option selects 4KB page size with 3 level page tables, which 290 bool "4KB with 4 levels" 294 This option selects 4KB page size with 4 level page tables, which 298 bool "16KB with 2 levels" 302 This option selects 16KB page size with 2 level page tables, which 306 bool "16KB with 3 levels" [all …]
|
| /kernel/linux/linux-6.6/drivers/accel/habanalabs/include/gaudi/ |
| D | gaudi.h | 19 #define CFG_SIZE 0x4000000 /* 32MB CFG + 32MB DBG*/ 27 #define PSOC_SCRATCHPAD_SIZE 0x10000 /* 64KB */ 30 #define PCIE_FW_SRAM_SIZE 0x8000 /* 32KB */ 37 #define GAUDI_MSI_ENTRIES 32
|
| /kernel/linux/linux-5.10/drivers/misc/habanalabs/include/gaudi/ |
| D | gaudi.h | 19 #define CFG_SIZE 0x4000000 /* 32MB CFG + 32MB DBG*/ 27 #define PSOC_SCRATCHPAD_SIZE 0x10000 /* 64KB */ 30 #define PCIE_FW_SRAM_SIZE 0x8000 /* 32KB */ 37 #define GAUDI_MSI_ENTRIES 32
|
| /kernel/linux/linux-5.10/arch/x86/pci/ |
| D | ce4100.c | 45 #define KB (1024) macro 106 DEFINE_REG(2, 1, 0x10, (64*KB), reg_init, reg_read, reg_write) 107 DEFINE_REG(3, 0, 0x10, (64*KB), reg_init, reg_read, reg_write) 108 DEFINE_REG(4, 0, 0x10, (128*KB), reg_init, reg_read, reg_write) 109 DEFINE_REG(4, 1, 0x10, (128*KB), reg_init, reg_read, reg_write) 110 DEFINE_REG(6, 0, 0x10, (512*KB), reg_init, reg_read, reg_write) 111 DEFINE_REG(6, 1, 0x10, (512*KB), reg_init, reg_read, reg_write) 112 DEFINE_REG(6, 2, 0x10, (64*KB), reg_init, reg_read, reg_write) 114 DEFINE_REG(8, 1, 0x10, (64*KB), reg_init, reg_read, reg_write) 115 DEFINE_REG(8, 2, 0x10, (64*KB), reg_init, reg_read, reg_write) [all …]
|