Home
last modified time | relevance | path

Searched +full:400 +full:khz (Results 1 – 25 of 386) sorted by relevance

12345678910>>...16

/kernel/linux/linux-6.6/drivers/video/fbdev/core/
Dmodedb.c38 /* 640x400 @ 70 Hz, 31.5 kHz hsync */
39 { NULL, 70, 640, 400, 39721, 40, 24, 39, 9, 96, 2, 0,
42 /* 640x480 @ 60 Hz, 31.5 kHz hsync */
46 /* 800x600 @ 56 Hz, 35.15 kHz hsync */
50 /* 1024x768 @ 87 Hz interlaced, 35.5 kHz hsync */
54 /* 640x400 @ 85 Hz, 37.86 kHz hsync */
55 { NULL, 85, 640, 400, 31746, 96, 32, 41, 1, 64, 3,
58 /* 640x480 @ 72 Hz, 36.5 kHz hsync */
62 /* 640x480 @ 75 Hz, 37.50 kHz hsync */
66 /* 800x600 @ 60 Hz, 37.8 kHz hsync */
[all …]
/kernel/linux/linux-5.10/drivers/video/fbdev/core/
Dmodedb.c38 /* 640x400 @ 70 Hz, 31.5 kHz hsync */
39 { NULL, 70, 640, 400, 39721, 40, 24, 39, 9, 96, 2, 0,
42 /* 640x480 @ 60 Hz, 31.5 kHz hsync */
46 /* 800x600 @ 56 Hz, 35.15 kHz hsync */
50 /* 1024x768 @ 87 Hz interlaced, 35.5 kHz hsync */
54 /* 640x400 @ 85 Hz, 37.86 kHz hsync */
55 { NULL, 85, 640, 400, 31746, 96, 32, 41, 1, 64, 3,
58 /* 640x480 @ 72 Hz, 36.5 kHz hsync */
62 /* 640x480 @ 75 Hz, 37.50 kHz hsync */
66 /* 800x600 @ 60 Hz, 37.8 kHz hsync */
[all …]
/kernel/linux/linux-5.10/Documentation/i2c/busses/
Di2c-ismt.rst21 Specify the bus speed in kHz.
27 80 kHz
28 100 kHz
29 400 kHz
30 1000 kHz
/kernel/linux/linux-6.6/Documentation/i2c/busses/
Di2c-ismt.rst21 Specify the bus speed in kHz.
27 80 kHz
28 100 kHz
29 400 kHz
30 1000 kHz
/kernel/linux/linux-6.6/drivers/i3c/master/mipi-i3c-hci/
Dxfer_mode_rate.h53 #define XFERRATE_I3C_SDR_FM_FMP 0x05 /* 400 KHz / 1 MHz */
57 #define XFERRATE_I2C_FM 0x00 /* 400 KHz */
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/sound/
Dti,j721e-cpb-audio.yaml18 In order to support 48KHz and 44.1KHz family of sampling rates the parent
19 clock for AUDIO_REFCLK2 needs to be changed between PLL4 (for 48KHz) and
20 PLL15 (for 44.1KHz). The same PLLs are used for McASP10's AUXCLK clock via
24 48KHz family:
28 44.1KHz family:
33 48KHz family:
85 - description: Parent for CPB_McASP auxclk (for 48KHz)
86 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
88 - description: Parent for CPB_SCKI clock (for 48KHz)
89 - description: Parent for CPB_SCKI clock (for 44.1KHz)
[all …]
Dti,j721e-cpb-ivi-audio.yaml23 In order to support 48KHz and 44.1KHz family of sampling rates the parent clock
24 for AUDIO_REFCLK0 needs to be changed between PLL4 (for 48KHz) and PLL15 (for
25 44.1KHz). The same PLLs are used for McASP0's AUXCLK clock via different
30 Clocking setup for 48KHz family:
37 Clocking setup for 44.1KHz family:
76 - description: Parent for CPB_McASP auxclk (for 48KHz)
77 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
79 - description: Parent for CPB_SCKI clock (for 48KHz)
80 - description: Parent for CPB_SCKI clock (for 44.1KHz)
82 - description: Parent for IVI_McASP auxclk (for 48KHz)
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dti,j721e-cpb-audio.yaml16 In order to support 48KHz and 44.1KHz family of sampling rates the parent
17 clock for AUDIO_REFCLK2 needs to be changed between PLL4 (for 48KHz) and
18 PLL15 (for 44.1KHz). The same PLLs are used for McASP10's AUXCLK clock via
22 48KHz family:
26 44.1KHz family:
31 48KHz family:
84 - description: Parent for CPB_McASP auxclk (for 48KHz)
85 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
87 - description: Parent for CPB_SCKI clock (for 48KHz)
88 - description: Parent for CPB_SCKI clock (for 44.1KHz)
[all …]
Dti,j721e-cpb-ivi-audio.yaml21 In order to support 48KHz and 44.1KHz family of sampling rates the parent clock
22 for AUDIO_REFCLK0 needs to be changed between PLL4 (for 48KHz) and PLL15 (for
23 44.1KHz). The same PLLs are used for McASP0's AUXCLK clock via different
28 Clocking setup for 48KHz family:
35 Clocking setup for 44.1KHz family:
74 - description: Parent for CPB_McASP auxclk (for 48KHz)
75 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
77 - description: Parent for CPB_SCKI clock (for 48KHz)
78 - description: Parent for CPB_SCKI clock (for 44.1KHz)
80 - description: Parent for IVI_McASP auxclk (for 48KHz)
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dsun5i-reference-design-tablet.dtsi87 * The gsl1680 is rated at 400KHz and it will not work reliable at
88 * 100KHz, this has been confirmed on multiple different q8 tablets.
89 * All other devices on this bus are also rated for 400KHz.
/kernel/linux/linux-6.6/Documentation/hwmon/
Dmcp3021.rst36 compatible interface. Standard (100 kHz) and Fast (400 kHz) I2C modes are
/kernel/linux/linux-5.10/Documentation/hwmon/
Dmcp3021.rst36 compatible interface. Standard (100 kHz) and Fast (400 kHz) I2C modes are
/kernel/linux/linux-5.10/drivers/clk/spear/
Dspear1340_clock.c170 {.mode = 0, .m = 0x64, .n = 0x06, .p = 0x1}, /* vco 800, pll 400 MHz */
182 {.mode = 0, .m = 0xC8, .n = 0x06, .p = 0x2}, /* vco 1600, pll 400 MHz */
193 {.div = 0x04D1B}, /* for vco1div2 = 400 MHz */
205 * 250, 332, 400 or 500 MHz considering different possibilites of input
211 * 400 200 100 0x04000
212 * 400 250 125 0x03333
213 * 400 332 166 0x0268D
214 * 400 400 200 0x02000
219 * 500 400 200 0x02800
225 * 600 400 200 0x03000
[all …]
/kernel/linux/linux-6.6/drivers/clk/spear/
Dspear1340_clock.c167 {.mode = 0, .m = 0x64, .n = 0x06, .p = 0x1}, /* vco 800, pll 400 MHz */
179 {.mode = 0, .m = 0xC8, .n = 0x06, .p = 0x2}, /* vco 1600, pll 400 MHz */
190 {.div = 0x04D1B}, /* for vco1div2 = 400 MHz */
202 * 250, 332, 400 or 500 MHz considering different possibilites of input
208 * 400 200 100 0x04000
209 * 400 250 125 0x03333
210 * 400 332 166 0x0268D
211 * 400 400 200 0x02000
216 * 500 400 200 0x02800
222 * 600 400 200 0x03000
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/allwinner/
Dsun5i-reference-design-tablet.dtsi88 * The gsl1680 is rated at 400KHz and it will not work reliable at
89 * 100KHz, this has been confirmed on multiple different q8 tablets.
90 * All other devices on this bus are also rated for 400KHz.
/kernel/linux/linux-5.10/drivers/i2c/busses/
Di2c-stm32.h19 STM32_I2C_SPEED_STANDARD, /* 100 kHz */
20 STM32_I2C_SPEED_FAST, /* 400 kHz */
Di2c-ismt.c147 #define ISMT_SPGT_SPD_80K 0x00 /* 80 kHz */
148 #define ISMT_SPGT_SPD_100K (0x1 << 30) /* 100 kHz */
149 #define ISMT_SPGT_SPD_400K (0x2 << 30) /* 400 kHz */
198 MODULE_PARM_DESC(bus_speed, "Bus Speed in kHz (0 = BIOS default)");
729 dev_dbg(dev, "Setting SMBus clock to 80 kHz\n"); in ismt_hw_init()
735 dev_dbg(dev, "Setting SMBus clock to 100 kHz\n"); in ismt_hw_init()
740 case 400: in ismt_hw_init()
741 dev_dbg(dev, "Setting SMBus clock to 400 kHz\n"); in ismt_hw_init()
747 dev_dbg(dev, "Setting SMBus clock to 1000 kHz\n"); in ismt_hw_init()
753 dev_warn(dev, "Invalid SMBus clock speed, only 0, 80, 100, 400, and 1000 are valid\n"); in ismt_hw_init()
[all …]
Di2c-stm32f4.c161 * To reach 100 kHz, the parent clk frequency should be between in stm32f4_i2c_set_periph_clk_freq()
173 * To be as close as possible to 400 kHz, the parent clk in stm32f4_i2c_set_periph_clk_freq()
234 * So to reach 100 kHz, we have: in stm32f4_i2c_set_speed_mode()
235 * CCR = I2C parent rate / (100 kHz * 2) in stm32f4_i2c_set_speed_mode()
240 * t_scl_high + t_scl_low = 10000 ns so 100 kHz is reached in stm32f4_i2c_set_speed_mode()
250 * frequencies we are not able to reach 400 kHz. in stm32f4_i2c_set_speed_mode()
254 * So, CCR = I2C parent rate / (400 kHz * 3) in stm32f4_i2c_set_speed_mode()
260 * t_scl_high + t_scl_low = 2500 ns so 400 kHz is reached in stm32f4_i2c_set_speed_mode()
/kernel/linux/linux-6.6/drivers/i2c/busses/
Di2c-stm32.h19 STM32_I2C_SPEED_STANDARD, /* 100 kHz */
20 STM32_I2C_SPEED_FAST, /* 400 kHz */
Di2c-stm32f4.c161 * To reach 100 kHz, the parent clk frequency should be between in stm32f4_i2c_set_periph_clk_freq()
173 * To be as close as possible to 400 kHz, the parent clk in stm32f4_i2c_set_periph_clk_freq()
234 * So to reach 100 kHz, we have: in stm32f4_i2c_set_speed_mode()
235 * CCR = I2C parent rate / (100 kHz * 2) in stm32f4_i2c_set_speed_mode()
240 * t_scl_high + t_scl_low = 10000 ns so 100 kHz is reached in stm32f4_i2c_set_speed_mode()
250 * frequencies we are not able to reach 400 kHz. in stm32f4_i2c_set_speed_mode()
254 * So, CCR = I2C parent rate / (400 kHz * 3) in stm32f4_i2c_set_speed_mode()
260 * t_scl_high + t_scl_low = 2500 ns so 400 kHz is reached in stm32f4_i2c_set_speed_mode()
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/regulator/
Drichtek,rt6245-regulator.yaml63 Buck switch frequency selection. Each respective value means 400KHz,
64 800KHz, 1200KHz. If this property is missing then keep in chip default.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/i2c/
Di2c-ocores.txt21 Defaults to 100 KHz when the property is not specified
33 frequency is fixed at 100 KHz.
65 clock-frequency = <400000>; /* i2c bus frequency 400 KHz */
Di2c-lpc2k.txt13 absence of this property the default value is used (100 kHz).
16 i2c0: i2c@400a1000 {
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/i2c/
Di2c-lpc2k.txt13 absence of this property the default value is used (100 kHz).
16 i2c0: i2c@400a1000 {
Dopencores,i2c-ocores.yaml45 frequency is fixed at 100 KHz.
109 clock-frequency = <400000>; /* i2c bus frequency 400 KHz */

12345678910>>...16