| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/timer/ |
| D | samsung,exynos4210-mct.yaml | 79 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
99 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
120 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
140 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/timer/ |
| D | samsung,exynos4210-mct.yaml | 165 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
185 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
206 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
226 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| D | exynos5410.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos5250.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos5420.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos4.h | 15 #define CLK_FIN_PLL 3 macro
|
| D | exynos3250.h | 26 #define CLK_FIN_PLL 2 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| D | exynos5410.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos5250.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos5420.h | 13 #define CLK_FIN_PLL 1 macro
|
| D | exynos4.h | 15 #define CLK_FIN_PLL 3 macro
|
| D | exynos3250.h | 26 #define CLK_FIN_PLL 2 macro
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/arm/samsung/ |
| D | pmu.yaml | 127 clocks = <&clock CLK_FIN_PLL>;
|
| /kernel/linux/linux-5.10/arch/arm/boot/dts/ |
| D | exynos3250.dtsi | 168 clocks = <&cmu CLK_FIN_PLL>;
219 assigned-clock-parents = <&cmu CLK_FIN_PLL>,
220 <&cmu CLK_FIN_PLL>;
271 clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
|
| D | exynos5250.dtsi | 230 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
239 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
284 clocks = <&clock CLK_FIN_PLL>;
650 clocks = <&clock CLK_USB3>, <&clock CLK_FIN_PLL>;
681 clocks = <&clock CLK_USB2>, <&clock CLK_FIN_PLL>;
|
| D | exynos5420.dtsi | 187 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MAU_EPLL>,
841 clocks = <&clock CLK_FIN_PLL>;
1307 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| D | exynos4210.dtsi | 114 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| D | exynos5250-snow-common.dtsi | 672 assigned-clock-parents = <&clock CLK_FIN_PLL>;
|
| /kernel/linux/linux-6.6/arch/arm/boot/dts/samsung/ |
| D | exynos3250.dtsi | 352 clocks = <&cmu CLK_FIN_PLL>;
402 assigned-clock-parents = <&cmu CLK_FIN_PLL>,
403 <&cmu CLK_FIN_PLL>;
455 clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
|
| D | exynos5250.dtsi | 237 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
247 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
292 clocks = <&clock CLK_FIN_PLL>;
664 clocks = <&clock CLK_USB3>, <&clock CLK_FIN_PLL>;
695 clocks = <&clock CLK_USB2>, <&clock CLK_FIN_PLL>;
|
| D | exynos5420.dtsi | 295 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MAU_EPLL>,
924 clocks = <&clock CLK_FIN_PLL>;
1288 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| D | exynos4210.dtsi | 286 clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MCT>;
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/soc/samsung/ |
| D | exynos-pmu.yaml | 189 clocks = <&clock CLK_FIN_PLL>;
|
| /kernel/linux/linux-6.6/drivers/clk/samsung/ |
| D | clk-exynos5250.c | 228 FRATE(CLK_FIN_PLL, "fin_pll", NULL, 0, 0),
812 if (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24 * MHZ) { in exynos5250_clk_init()
|
| D | clk-exynos4.c | 1058 fclk.id = CLK_FIN_PLL; in exynos4_clk_register_finpll()
1294 if (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24000000) { in exynos4_clk_init()
1308 if (clk_hw_get_rate(hws[CLK_FIN_PLL]) == 24000000) { in exynos4_clk_init()
|