Home
last modified time | relevance | path

Searched full:sclk_i2s1 (Results 1 – 25 of 49) sorted by relevance

12

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Drockchip,rk3328-codec.yaml65 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/sound/
Drockchip,rk3328-codec.yaml68 clocks = <&cru PCLK_ACODECPHY>, <&cru SCLK_I2S1>;
/kernel/linux/linux-5.10/include/dt-bindings/clock/
Ds3c2443.h33 #define SCLK_I2S1 19 macro
Dexynos7-clk.h117 #define SCLK_I2S1 25 macro
Drk3188-cru-common.h32 #define SCLK_I2S1 76 macro
Drk3128-cru.h29 #define SCLK_I2S1 81 macro
Drk3228-cru.h28 #define SCLK_I2S1 81 macro
Drv1108-cru.h26 #define SCLK_I2S1 76 macro
Drk3328-cru.h31 #define SCLK_I2S1 42 macro
Dpx30-cru.h22 #define SCLK_I2S1 20 macro
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dexynos7-clock.txt87 - sclk_i2s1
/kernel/linux/linux-6.6/include/dt-bindings/clock/
Dexynos7-clk.h117 #define SCLK_I2S1 25 macro
Drk3188-cru-common.h32 #define SCLK_I2S1 76 macro
Drk3228-cru.h28 #define SCLK_I2S1 81 macro
Drk3128-cru.h29 #define SCLK_I2S1 81 macro
Drv1108-cru.h26 #define SCLK_I2S1 76 macro
Drk3328-cru.h31 #define SCLK_I2S1 42 macro
Dpx30-cru.h22 #define SCLK_I2S1 20 macro
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/
Dsamsung,exynos7-clock.yaml160 - const: sclk_i2s1
/kernel/linux/linux-5.10/drivers/clk/samsung/
Dclk-s3c2443.c294 GATE(SCLK_I2S1, "sclk_i2s1", "div_i2s1", SCLKCON, 5, 0, 0),
Dclk-exynos7.c347 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_sclk_i2s1",
794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
/kernel/linux/linux-6.6/drivers/clk/samsung/
Dclk-exynos7.c347 GATE(CLK_SCLK_I2S1, "sclk_i2s1", "dout_sclk_i2s1",
794 GATE(SCLK_I2S1, "sclk_i2s1_user", "sclk_i2s1",
/kernel/linux/linux-6.6/drivers/clk/rockchip/
Dclk-rk3128.c368 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
/kernel/linux/linux-5.10/drivers/clk/rockchip/
Dclk-rk3128.c373 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,
Dclk-rk3228.c433 GATE(SCLK_I2S1, "sclk_i2s1", "i2s1_pre", CLK_SET_RATE_PARENT,

12