| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/memory-controllers/ |
| D | baikal,bt1-l2-ctl.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/memory-controllers/baikal,bt1-l2-ctl.yaml#
8 title: Baikal-T1 L2-cache Control Block
14 By means of the System Controller Baikal-T1 SoC exposes a few settings to
16 to change the Tag, Data and Way-select RAM access latencies. Baikal-T1
22 const: baikal,bt1-l2-ctl
27 baikal,l2-ws-latency:
34 baikal,l2-tag-latency:
41 baikal,l2-data-latency:
56 compatible = "baikal,bt1-l2-ctl";
[all …]
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/cache/ |
| D | baikal,bt1-l2-ctl.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/cache/baikal,bt1-l2-ctl.yaml#
8 title: Baikal-T1 L2-cache Control Block
14 By means of the System Controller Baikal-T1 SoC exposes a few settings to
16 to change the Tag, Data and Way-select RAM access latencies. Baikal-T1
22 const: baikal,bt1-l2-ctl
27 baikal,l2-ws-latency:
34 baikal,l2-tag-latency:
41 baikal,l2-data-latency:
56 compatible = "baikal,bt1-l2-ctl";
[all …]
|
| /kernel/linux/linux-6.6/drivers/clk/baikal-t1/ |
| D | Kconfig | 3 bool "Baikal-T1 Clocks Control Unit interface"
7 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
13 to select Baikal-T1 CCU PLLs and Dividers drivers.
18 bool "Baikal-T1 CCU PLLs support"
22 Enable this to support the PLLs embedded into the Baikal-T1 SoC
31 bool "Baikal-T1 CCU Dividers support"
36 between AXI-bus and system devices coming from CCU PLLs of Baikal-T1
42 bool "Baikal-T1 CCU Resets support"
|
| D | clk-ccu-div.c | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
9 * Baikal-T1 CCU Dividers clock driver
236 if (of_device_is_compatible(np, "baikal,bt1-ccu-axi")) in ccu_div_set_data()
238 else if (of_device_is_compatible(np, "baikal,bt1-ccu-sys")) in ccu_div_set_data()
246 if (of_device_is_compatible(np, "baikal,bt1-ccu-axi")) in ccu_div_get_data()
248 else if (of_device_is_compatible(np, "baikal,bt1-ccu-sys")) in ccu_div_get_data()
279 if (of_device_is_compatible(np, "baikal,bt1-ccu-axi")) { in ccu_div_create_data()
282 } else if (of_device_is_compatible(np, "baikal,bt1-ccu-sys")) { in ccu_div_create_data()
473 { .compatible = "baikal,bt1-ccu-axi" },
474 { .compatible = "baikal,bt1-ccu-sys" },
[all …]
|
| D | ccu-rst.h | 3 * Copyright (C) 2021 BAIKAL ELECTRONICS, JSC
5 * Baikal-T1 CCU Resets interface driver
28 * @sys_regs: Baikal-T1 System Controller registers map.
39 * @sys_regs: Baikal-T1 System Controller registers map.
|
| /kernel/linux/linux-5.10/drivers/clk/baikal-t1/ |
| D | Kconfig | 3 bool "Baikal-T1 Clocks Control Unit interface"
7 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
13 to select Baikal-T1 CCU PLLs and Dividers drivers.
18 bool "Baikal-T1 CCU PLLs support"
22 Enable this to support the PLLs embedded into the Baikal-T1 SoC
31 bool "Baikal-T1 CCU Dividers support"
37 between AXI-bus and system devices coming from CCU PLLs of Baikal-T1
|
| D | ccu-pll.h | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 * Baikal-T1 CCU PLL interface driver
22 * @sys_regs: Baikal-T1 System Controller registers map.
42 * @sys_regs: Baikal-T1 System Controller registers map.
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/bus/ |
| D | baikal,bt1-axi.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/bus/baikal,bt1-axi.yaml#
8 title: Baikal-T1 AXI-bus
14 AXI3-bus is the main communication bus of Baikal-T1 SoC connecting all
23 accessible by means of the Baikal-T1 System Controller.
31 const: baikal,bt1-axi
50 description: Phandle to the Baikal-T1 System Controller DT node
87 compatible = "baikal,bt1-axi", "simple-bus";
|
| D | baikal,bt1-apb.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/bus/baikal,bt1-apb.yaml#
8 title: Baikal-T1 APB-bus
14 Baikal-T1 CPU or DMAC MMIO requests are handled by the AMBA 3 AXI Interconnect
27 const: baikal,bt1-apb
73 compatible = "baikal,bt1-apb", "simple-bus";
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/bus/ |
| D | baikal,bt1-axi.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/bus/baikal,bt1-axi.yaml#
8 title: Baikal-T1 AXI-bus
14 AXI3-bus is the main communication bus of Baikal-T1 SoC connecting all
23 accessible by means of the Baikal-T1 System Controller.
31 const: baikal,bt1-axi
50 description: Phandle to the Baikal-T1 System Controller DT node
87 compatible = "baikal,bt1-axi", "simple-bus";
|
| D | baikal,bt1-apb.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/bus/baikal,bt1-apb.yaml#
8 title: Baikal-T1 APB-bus
14 Baikal-T1 CPU or DMAC MMIO requests are handled by the AMBA 3 AXI Interconnect
27 const: baikal,bt1-apb
73 compatible = "baikal,bt1-apb", "simple-bus";
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/ |
| D | baikal,bt1-ccu-div.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-ccu-div.yaml#
8 title: Baikal-T1 Clock Control Unit Dividers
14 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
22 registers. Baikal-T1 CCU is logically divided into the next components:
32 | Baikal-T1 CCU |
83 are a part of the Baikal-T1 SoC System Controller their DT nodes are supposed
90 const: baikal,bt1-ccu-axi
125 - baikal,bt1-ccu-axi
126 - baikal,bt1-ccu-sys
[all …]
|
| D | baikal,bt1-ccu-pll.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-ccu-pll.yaml#
8 title: Baikal-T1 Clock Control Unit PLL
14 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
29 | Baikal-T1 CCU |
84 Baikal-T1 SoC System Controller its DT node is supposed to be a child of
89 const: baikal,bt1-ccu-pll
116 compatible = "baikal,bt1-ccu-pll";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/clock/ |
| D | baikal,bt1-ccu-div.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-ccu-div.yaml#
8 title: Baikal-T1 Clock Control Unit Dividers
14 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
22 registers. Baikal-T1 CCU is logically divided into the next components:
32 | Baikal-T1 CCU |
83 are a part of the Baikal-T1 SoC System Controller their DT nodes are supposed
90 const: baikal,bt1-ccu-axi
125 - baikal,bt1-ccu-axi
126 - baikal,bt1-ccu-sys
[all …]
|
| D | baikal,bt1-ccu-pll.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/clock/baikal,bt1-ccu-pll.yaml#
8 title: Baikal-T1 Clock Control Unit PLL
14 Clocks Control Unit is the core of Baikal-T1 SoC System Controller
29 | Baikal-T1 CCU |
84 Baikal-T1 SoC System Controller its DT node is supposed to be a child of
89 const: baikal,bt1-ccu-pll
116 compatible = "baikal,bt1-ccu-pll";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/hwmon/ |
| D | baikal,bt1-pvt.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/hwmon/baikal,bt1-pvt.yaml#
8 title: Baikal-T1 PVT Sensor
14 Baikal-T1 SoC provides an embedded process, voltage and temperature
43 This bindings describes the external Baikal-T1 PVT control interfaces
50 const: baikal,bt1-pvt
69 description: Baikal-T1 can be referenced as the CPU thermal-sensor
72 baikal,pvt-temp-offset-millicelsius:
94 compatible = "baikal,bt1-pvt";
100 baikal,pvt-temp-offset-millicelsius = <1000>;
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/hwmon/ |
| D | baikal,bt1-pvt.yaml | 2 # Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 $id: http://devicetree.org/schemas/hwmon/baikal,bt1-pvt.yaml#
8 title: Baikal-T1 PVT Sensor
14 Baikal-T1 SoC provides an embedded process, voltage and temperature
43 This bindings describes the external Baikal-T1 PVT control interfaces
50 const: baikal,bt1-pvt
69 description: Baikal-T1 can be referenced as the CPU thermal-sensor
72 baikal,pvt-temp-offset-millicelsius:
96 compatible = "baikal,bt1-pvt";
102 baikal,pvt-temp-offset-millicelsius = <1000>;
|
| /kernel/linux/linux-5.10/drivers/memory/ |
| D | bt1-l2-ctl.c | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
8 * Baikal-T1 CM2 L2-cache Control Block driver.
38 * struct l2_ctl - Baikal-T1 L2 Control block private data.
40 * @sys_regs: Baikal-T1 System Controller registers map.
49 * enum l2_ctl_stall - Baikal-T1 L2-cache-RAM stall identifier.
61 * struct l2_ctl_device_attribute - Baikal-T1 L2-cache device attribute.
200 ret = l2_ctl_of_parse_property(l2, L2_WS_STALL, "baikal,l2-ws-latency"); in l2_ctl_of_parse()
204 ret = l2_ctl_of_parse_property(l2, L2_TAG_STALL, "baikal,l2-tag-latency"); in l2_ctl_of_parse()
209 "baikal,l2-data-latency"); in l2_ctl_of_parse()
308 { .compatible = "baikal,bt1-l2-ctl" },
[all …]
|
| /kernel/linux/linux-6.6/drivers/memory/ |
| D | bt1-l2-ctl.c | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
8 * Baikal-T1 CM2 L2-cache Control Block driver.
38 * struct l2_ctl - Baikal-T1 L2 Control block private data.
40 * @sys_regs: Baikal-T1 System Controller registers map.
49 * enum l2_ctl_stall - Baikal-T1 L2-cache-RAM stall identifier.
61 * struct l2_ctl_device_attribute - Baikal-T1 L2-cache device attribute.
200 ret = l2_ctl_of_parse_property(l2, L2_WS_STALL, "baikal,l2-ws-latency"); in l2_ctl_of_parse()
204 ret = l2_ctl_of_parse_property(l2, L2_TAG_STALL, "baikal,l2-tag-latency"); in l2_ctl_of_parse()
209 "baikal,l2-data-latency"); in l2_ctl_of_parse()
308 { .compatible = "baikal,bt1-l2-ctl" },
[all …]
|
| /kernel/linux/linux-6.6/drivers/hwmon/ |
| D | bt1-pvt.h | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 * Baikal-T1 Process, Voltage, Temperature sensor driver
17 /* Baikal-T1 PVT registers and their bitfields */
73 * when one is determined for Baikal-T1 SoC).
105 * enum pvt_sensor_type - Baikal-T1 PVT sensor types (correspond to each PVT
126 * enum pvt_clock_type - Baikal-T1 PVT clocks.
137 * struct pvt_sensor_info - Baikal-T1 PVT sensor informational structure
193 * struct pvt_hwmon - Baikal-T1 PVT private data
196 * @regs: pointer to the Baikal-T1 PVT registers region.
|
| /kernel/linux/linux-5.10/drivers/hwmon/ |
| D | bt1-pvt.h | 3 * Copyright (C) 2020 BAIKAL ELECTRONICS, JSC
5 * Baikal-T1 Process, Voltage, Temperature sensor driver
17 /* Baikal-T1 PVT registers and their bitfields */
73 * when one is determined for Baikal-T1 SoC).
105 * enum pvt_sensor_type - Baikal-T1 PVT sensor types (correspond to each PVT
126 * enum pvt_clock_type - Baikal-T1 PVT clocks.
137 * struct pvt_sensor_info - Baikal-T1 PVT sensor informational structure
193 * struct pvt_hwmon - Baikal-T1 PVT private data
196 * @regs: pointer to the Baikal-T1 PVT registers region.
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/pci/ |
| D | baikal,bt1-pcie.yaml | 4 $id: http://devicetree.org/schemas/pci/baikal,bt1-pcie.yaml#
7 title: Baikal-T1 PCIe Root Port Controller
13 Embedded into Baikal-T1 SoC Root Complex controller with a single port
26 const: baikal,bt1-pcie
98 baikal,bt1-syscon:
101 Phandle to the Baikal-T1 System Controller DT node. It's required to
125 compatible = "baikal,bt1-pcie";
|
| /kernel/linux/linux-5.10/Documentation/devicetree/bindings/spi/ |
| D | snps,dw-apb-ssi.yaml | 30 - baikal,bt1-sys-ssi
64 - description: Baikal-T1 SPI Controller
65 const: baikal,bt1-ssi
66 - description: Baikal-T1 System Boot SPI Controller
67 const: baikal,bt1-sys-ssi
174 compatible = "baikal,bt1-sys-ssi";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/ata/ |
| D | baikal,bt1-ahci.yaml | 4 $id: http://devicetree.org/schemas/ata/baikal,bt1-ahci.yaml#
7 title: Baikal-T1 SoC AHCI SATA controller
13 AHCI SATA controller embedded into the Baikal-T1 SoC is based on the
21 const: baikal,bt1-ahci
86 compatible = "baikal,bt1-ahci";
|
| /kernel/linux/linux-6.6/Documentation/devicetree/bindings/spi/ |
| D | snps,dw-apb-ssi.yaml | 30 - baikal,bt1-sys-ssi
81 - description: Baikal-T1 SPI Controller
82 const: baikal,bt1-ssi
83 - description: Baikal-T1 System Boot SPI Controller
84 const: baikal,bt1-sys-ssi
198 compatible = "baikal,bt1-sys-ssi";
|