Home
last modified time | relevance | path

Searched +full:cmn +full:- +full:600 (Results 1 – 10 of 10) sorted by relevance

/kernel/linux/linux-6.6/Documentation/devicetree/bindings/perf/
Darm,cmn.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/perf/arm,cmn.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Arm CMN (Coherent Mesh Network) Performance Monitors
11 - Robin Murphy <robin.murphy@arm.com>
16 - arm,cmn-600
17 - arm,cmn-650
18 - arm,cmn-700
19 - arm,ci-700
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/perf/
Darm,cmn.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/perf/arm,cmn.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Arm CMN (Coherent Mesh Network) Performance Monitors
11 - Robin Murphy <robin.murphy@arm.com>
15 const: arm,cmn-600
19 - description: Physical address of the base (PERIPHBASE) and
26 - description: Overflow interrupt for DTC0
27 - description: Overflow interrupt for DTC1
[all …]
/kernel/linux/linux-6.6/Documentation/admin-guide/perf/
Darm-cmn.rst5 CMN-600 is a configurable mesh interconnect consisting of a rectangular
9 CMN implements a distributed PMU design as part of its debug and trace
17 ----------
20 see /sys/bus/event_source/devices/arm_cmn_0. Multi-chip systems may link
21 more than one CMN together via external CCIX links - in this situation,
26 definitions - "type" selects the respective node type, and "eventid" the
30 * Since RN-D nodes do not have any distinct events from RN-I nodes, they
44 "nodeid" to the appropriate value derived from the CMN configuration
48 -----------
61 REQ or SNP channel, it can be specified as two events - one for each
[all …]
/kernel/linux/linux-5.10/Documentation/admin-guide/perf/
Darm-cmn.rst5 CMN-600 is a configurable mesh interconnect consisting of a rectangular
9 CMN implements a distributed PMU design as part of its debug and trace
17 ----------
20 see /sys/bus/event_source/devices/arm_cmn_0. Multi-chip systems may link
21 more than one CMN together via external CCIX links - in this situation,
26 definitions - "type" selects the respective node type, and "eventid" the
30 * Since RN-D nodes do not have any distinct events from RN-I nodes, they
44 "nodeid" to the appropriate value derived from the CMN configuration
48 -----------
61 REQ or SNP channel, it can be specified as two events - one for each
[all …]
/kernel/linux/linux-5.10/drivers/perf/
Darm-cmn.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (C) 2016-2020 Arm Limited
3 // CMN-600 Coherent Mesh Network PMU driver
28 #define CMN_NODEID_Y(reg, bits) (((reg) >> 3) & ((1U << (bits)) - 1))
42 #define CMN_NODE_PTR_Y(ptr, bits) (((ptr) >> 6) & ((1U << (bits)) - 1))
90 /* DTC counters are paired in 64-bit registers on a 16-byte stride. Yuck */
120 /* Similarly for the 40-bit cycle counter */
131 #define CMN_EVENT_TYPE(event) FIELD_GET(CMN_CONFIG_TYPE, (event)->attr.config)
132 #define CMN_EVENT_EVENTID(event) FIELD_GET(CMN_CONFIG_EVENTID, (event)->attr.config)
133 #define CMN_EVENT_OCCUPID(event) FIELD_GET(CMN_CONFIG_OCCUPID, (event)->attr.config)
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
17 If compiled as a module, it will be called arm-cci.
20 bool "support CCI-400"
25 CCI-400 provides 4 independent event counters counting events related
29 bool "support CCI-500/CCI-550"
33 CCI-500/CCI-550 both provide 8 independent event counters, which can
45 tristate "Arm CMN-600 PMU support"
48 Support for PMU events monitoring on the Arm CMN-600 Coherent Mesh
56 Say y if you want to use CPU performance monitors on ARM-based
90 bool "Qualcomm Technologies L2-cache PMU"
[all …]
/kernel/linux/linux-6.6/drivers/perf/
Darm-cmn.c1 // SPDX-License-Identifier: GPL-2.0
2 // Copyright (C) 2016-2020 Arm Limited
3 // CMN-600 Coherent Mesh Network PMU driver
11 #include <linux/io-64-nonatomic-lo-hi.h>
33 #define CMN_NODEID_Y(reg, bits) (((reg) >> 3) & ((1U << (bits)) - 1))
44 #define CMN_MAX_DTMS (CMN_MAX_XPS + (CMN_MAX_DIMENSION - 1) * 4)
81 /* HN-Ps are weird... */
127 /* DTC counters are paired in 64-bit registers on a 16-byte stride. Yuck */
157 /* Similarly for the 40-bit cycle counter */
168 #define CMN_EVENT_TYPE(event) FIELD_GET(CMN_CONFIG_TYPE, (event)->attr.config)
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
17 If compiled as a module, it will be called arm-cci.
20 bool "support CCI-400"
25 CCI-400 provides 4 independent event counters counting events related
29 bool "support CCI-500/CCI-550"
33 CCI-500/CCI-550 both provide 8 independent event counters, which can
45 tristate "Arm CMN-600 PMU support"
48 Support for PMU events monitoring on the Arm CMN-600 Coherent Mesh
56 Say y if you want to use CPU performance monitors on ARM-based
61 bool "RISC-V PMU framework"
[all …]
/kernel/linux/linux-5.10/drivers/gpu/drm/msm/dsi/pll/
Ddsi_pll_14nm.c1 // SPDX-License-Identifier: GPL-2.0-only
7 #include <linux/clk-provider.h>
13 * DSI PLL 14nm - clock diagram (eg: DSI0):
18 * +----+ | +----+
19 * dsi0vco_clk ---| n1 |--o--| /8 |-- dsi0pllbyte
20 * +----+ | +----+
22 * | +----+ |
23 * o---| /2 |--o--|\
24 * | +----+ | \ +----+
25 * | | |--| n2 |-- dsi0pll
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0020_linux_drivers_gpu.patch7 Change-Id: Ie95ebc16d7424b75135df39b9e20893d1a5171d6
9 diff --git a/drivers/gpu/Makefile b/drivers/gpu/Makefile
11 --- a/drivers/gpu/Makefile
13 @@ -3,6 +3,7 @@
16 obj-$(CONFIG_TEGRA_HOST1X) += host1x/
17 +obj-y += imx/
18 obj-y += drm/ vga/
19 obj-$(CONFIG_IMX_IPUV3_CORE) += ipu-v3/
20 obj-$(CONFIG_TRACE_GPU_MEM) += trace/
21 diff --git a/drivers/gpu/drm/Makefile b/drivers/gpu/drm/Makefile
[all …]