Home
last modified time | relevance | path

Searched full:cru (Results 1 – 25 of 381) sorted by relevance

12345678910>>...16

/kernel/linux/linux-6.6/drivers/media/platform/renesas/rzg2l-cru/
Drzg2l-video.c3 * Driver for Renesas RZ/G2L CRU
21 #include "rzg2l-cru.h"
23 /* HW CRU Registers Definition */
25 /* CRU Control Register */
29 /* CRU Interrupt Enable Register */
33 /* CRU Interrupt Status Register */
37 /* CRU Reset Register */
41 /* Memory Bank Base Address (Lower) Register for CRU Image Data */
44 /* Memory Bank Base Address (Higher) Register for CRU Image Data */
47 /* Memory Bank Enable Register for CRU Image Data */
[all …]
Drzg2l-core.c3 * Driver for Renesas RZ/G2L CRU
24 #include "rzg2l-cru.h"
41 struct rzg2l_cru_dev *cru = notifier_to_cru(notifier); in rzg2l_cru_group_notify_complete() local
45 ret = rzg2l_cru_ip_subdev_register(cru); in rzg2l_cru_group_notify_complete()
49 ret = v4l2_device_register_subdev_nodes(&cru->v4l2_dev); in rzg2l_cru_group_notify_complete()
51 dev_err(cru->dev, "Failed to register subdev nodes\n"); in rzg2l_cru_group_notify_complete()
55 ret = rzg2l_cru_video_register(cru); in rzg2l_cru_group_notify_complete()
60 * CRU can be connected either to CSI2 or PARALLEL device in rzg2l_cru_group_notify_complete()
63 * Create media device link between CSI-2 <-> CRU IP in rzg2l_cru_group_notify_complete()
65 source = &cru->csi.subdev->entity; in rzg2l_cru_group_notify_complete()
[all …]
Drzg2l-ip.c3 * Driver for Renesas RZ/G2L CRU
8 #include "rzg2l-cru.h"
36 struct v4l2_mbus_framefmt *rzg2l_cru_ip_get_src_fmt(struct rzg2l_cru_dev *cru) in rzg2l_cru_ip_get_src_fmt() argument
41 state = v4l2_subdev_lock_and_get_active_state(&cru->ip.subdev); in rzg2l_cru_ip_get_src_fmt()
42 fmt = v4l2_subdev_get_pad_format(&cru->ip.subdev, state, 1); in rzg2l_cru_ip_get_src_fmt()
50 struct rzg2l_cru_dev *cru; in rzg2l_cru_ip_s_stream() local
54 cru = v4l2_get_subdevdata(sd); in rzg2l_cru_ip_s_stream()
57 ret = v4l2_subdev_call(cru->ip.remote, video, s_stream, enable); in rzg2l_cru_ip_s_stream()
61 ret = v4l2_subdev_call(cru->ip.remote, video, post_streamoff); in rzg2l_cru_ip_s_stream()
66 rzg2l_cru_stop_image_processing(cru); in rzg2l_cru_ip_s_stream()
[all …]
/kernel/linux/linux-6.6/arch/arm64/boot/dts/rockchip/
Drk3588s.dtsi6 #include <dt-bindings/clock/rockchip,rk3588-cru.h>
10 #include <dt-bindings/reset/rockchip,rk3588-cru.h>
406 clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>, <&cru ACLK_USB>, <&u2phy2>;
417 clocks = <&cru HCLK_HOST0>, <&cru HCLK_HOST_ARB0>, <&cru ACLK_USB>, <&u2phy2>;
428 clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>, <&cru ACLK_USB>, <&u2phy3>;
439 clocks = <&cru HCLK_HOST1>, <&cru HCLK_HOST_ARB1>, <&cru ACLK_USB>, <&u2phy3>;
476 resets = <&cru SRST_OTGPHY_U2_0>, <&cru SRST_P_USB2PHY_U2_0_GRF0>;
478 clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
501 resets = <&cru SRST_OTGPHY_U2_1>, <&cru SRST_P_USB2PHY_U2_1_GRF0>;
503 clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>;
[all …]
Drk3588.dtsi24 clocks = <&cru MCLK_I2S8_8CH_TX>, <&cru MCLK_I2S8_8CH_TX>, <&cru HCLK_I2S8_8CH>;
26 assigned-clocks = <&cru CLK_I2S8_8CH_TX_SRC>;
27 assigned-clock-parents = <&cru PLL_AUPLL>;
31 resets = <&cru SRST_M_I2S8_8CH_TX>;
41 clocks = <&cru MCLK_I2S6_8CH_TX>, <&cru MCLK_I2S6_8CH_TX>, <&cru HCLK_I2S6_8CH>;
43 assigned-clocks = <&cru CLK_I2S6_8CH_TX_SRC>;
44 assigned-clock-parents = <&cru PLL_AUPLL>;
48 resets = <&cru SRST_M_I2S6_8CH_TX>;
58 clocks = <&cru MCLK_I2S7_8CH_RX>, <&cru MCLK_I2S7_8CH_RX>, <&cru HCLK_I2S7_8CH>;
60 assigned-clocks = <&cru CLK_I2S7_8CH_RX_SRC>;
[all …]
Drk356x.dtsi6 #include <dt-bindings/clock/rk3568-cru.h>
257 clocks = <&cru ACLK_SATA1>, <&cru CLK_SATA1_PMALIVE>,
258 <&cru CLK_SATA1_RXOOB>;
271 clocks = <&cru ACLK_SATA2>, <&cru CLK_SATA2_PMALIVE>,
272 <&cru CLK_SATA2_RXOOB>;
286 clocks = <&cru CLK_USB3OTG0_REF>, <&cru CLK_USB3OTG0_SUSPEND>,
287 <&cru ACLK_USB3OTG0>;
293 resets = <&cru SRST_USB3OTG0>;
302 clocks = <&cru CLK_USB3OTG1_REF>, <&cru CLK_USB3OTG1_SUSPEND>,
303 <&cru ACLK_USB3OTG1>;
[all …]
Drk3399.dtsi6 #include <dt-bindings/clock/rk3399-cru.h>
75 clocks = <&cru ARMCLKL>;
87 clocks = <&cru ARMCLKL>;
99 clocks = <&cru ARMCLKL>;
111 clocks = <&cru ARMCLKL>;
123 clocks = <&cru ARMCLKB>;
141 clocks = <&cru ARMCLKB>;
185 clocks = <&cru SCLK_DDRC>;
232 clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
233 <&cru PCLK_PCIE>, <&cru SCLK_PCIE_PM>;
[all …]
Drk3328.dtsi6 #include <dt-bindings/clock/rk3328-cru.h>
42 clocks = <&cru ARMCLK>;
55 clocks = <&cru ARMCLK>;
68 clocks = <&cru ARMCLK>;
81 clocks = <&cru ARMCLK>;
217 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
229 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
241 clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
253 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
266 clocks = <&cru SCLK_PDM>, <&cru HCLK_PDM>;
[all …]
Drk3368.dtsi6 #include <dt-bindings/clock/rk3368-cru.h>
183 clocks = <&cru HCLK_SDMMC>, <&cru SCLK_SDMMC>,
184 <&cru SCLK_SDMMC_DRV>, <&cru SCLK_SDMMC_SAMPLE>;
188 resets = <&cru SRST_MMC0>;
197 clocks = <&cru HCLK_SDIO0>, <&cru SCLK_SDIO0>,
198 <&cru SCLK_SDIO0_DRV>, <&cru SCLK_SDIO0_SAMPLE>;
202 resets = <&cru SRST_SDIO0>;
211 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
212 <&cru SCLK_EMMC_DRV>, <&cru SCLK_EMMC_SAMPLE>;
216 resets = <&cru SRST_EMMC>;
[all …]
/kernel/linux/linux-6.6/arch/arm/boot/dts/rockchip/
Drv1126.dtsi6 #include <dt-bindings/clock/rockchip,rv1126-cru.h>
35 clocks = <&cru ARMCLK>;
43 clocks = <&cru ARMCLK>;
51 clocks = <&cru ARMCLK>;
59 clocks = <&cru ARMCLK>;
178 clocks = <&cru HCLK_EMMC>,
179 <&cru CLK_EMMC>,
180 <&cru HCLK_NANDC>,
181 <&cru CLK_NANDC>,
182 <&cru HCLK_SFC>,
[all …]
Drk322x.dtsi7 #include <dt-bindings/clock/rk3228-cru.h>
32 resets = <&cru SRST_CORE0>;
36 clocks = <&cru ARMCLK>;
44 resets = <&cru SRST_CORE1>;
54 resets = <&cru SRST_CORE2>;
64 resets = <&cru SRST_CORE3>;
140 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
153 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
163 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
177 clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
[all …]
Drk3288.dtsi7 #include <dt-bindings/clock/rk3288-cru.h>
61 resets = <&cru SRST_CORE0>;
65 clocks = <&cru ARMCLK>;
72 resets = <&cru SRST_CORE1>;
76 clocks = <&cru ARMCLK>;
83 resets = <&cru SRST_CORE2>;
87 clocks = <&cru ARMCLK>;
94 resets = <&cru SRST_CORE3>;
98 clocks = <&cru ARMCLK>;
199 clocks = <&cru PCLK_TIMER>, <&xin24m>;
[all …]
Drk3xxx.dtsi42 clocks = <&cru ACLK_GPU>, <&cru ACLK_GPU>;
44 assigned-clocks = <&cru ACLK_GPU>;
46 resets = <&cru SRST_GPU>;
56 clocks = <&cru ACLK_VDPU>, <&cru HCLK_VDPU>,
57 <&cru ACLK_VEPU>, <&cru HCLK_VEPU>;
78 clocks = <&cru CORE_PERI>;
92 clocks = <&cru CORE_PERI>;
110 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
121 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
169 clocks = <&cru HCLK_OTG0>;
[all …]
Drk3066a.dtsi9 #include <dt-bindings/clock/rk3066a-cru.h>
36 clocks = <&cru ARMCLK>;
68 clocks = <&cru ACLK_LCDC0>,
69 <&cru DCLK_LCDC0>,
70 <&cru HCLK_LCDC0>;
73 resets = <&cru SRST_LCDC0_AXI>,
74 <&cru SRST_LCDC0_AHB>,
75 <&cru SRST_LCDC0_DCLK>;
94 clocks = <&cru ACLK_LCDC1>,
95 <&cru DCLK_LCDC1>,
[all …]
Drk3036.dtsi7 #include <dt-bindings/clock/rk3036-cru.h>
41 resets = <&cru SRST_CORE0>;
47 clocks = <&cru ARMCLK>;
54 resets = <&cru SRST_CORE1>;
111 assigned-clocks = <&cru SCLK_GPU>;
113 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
116 resets = <&cru SRST_GPU>;
125 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>;
135 clocks = <&cru ACLK_VCODEC>, <&cru HCLK_VCODEC>;
145 clocks = <&cru ACLK_LCDC>, <&cru SCLK_LCDC>, <&cru HCLK_LCDC>;
[all …]
Drv1108.dtsi6 #include <dt-bindings/clock/rv1108-cru.h>
36 clocks = <&cru ARMCLK>;
103 clocks = <&cru SCLK_UART2>, <&cru PCLK_UART2>;
118 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
133 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
147 clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>;
161 clocks = <&cru SCLK_I2C2>, <&cru PCLK_I2C2>;
175 clocks = <&cru SCLK_I2C3>, <&cru PCLK_I2C3>;
187 clocks = <&cru SCLK_SPI>, <&cru PCLK_SPI>;
199 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/rockchip/
Drk3399.dtsi6 #include <dt-bindings/clock/rk3399-cru.h>
78 clocks = <&cru ARMCLKL>;
90 clocks = <&cru ARMCLKL>;
102 clocks = <&cru ARMCLKL>;
114 clocks = <&cru ARMCLKL>;
126 clocks = <&cru ARMCLKB>;
138 clocks = <&cru ARMCLKB>;
216 clocks = <&cru ACLK_DMAC0_PERILP>;
227 clocks = <&cru ACLK_DMAC1_PERILP>;
243 clocks = <&cru ACLK_PCIE>, <&cru ACLK_PERF_PCIE>,
[all …]
Drk3328.dtsi6 #include <dt-bindings/clock/rk3328-cru.h>
42 clocks = <&cru ARMCLK>;
55 clocks = <&cru ARMCLK>;
68 clocks = <&cru ARMCLK>;
81 clocks = <&cru ARMCLK>;
157 clocks = <&cru ACLK_DMAC>;
233 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
245 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
257 clocks = <&cru SCLK_I2S2>, <&cru HCLK_I2S2_2CH>;
269 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
[all …]
Dpx30.dtsi6 #include <dt-bindings/clock/px30-cru.h>
47 clocks = <&cru ARMCLK>;
59 clocks = <&cru ARMCLK>;
71 clocks = <&cru ARMCLK>;
83 clocks = <&cru ARMCLK>;
249 clocks = <&cru HCLK_HOST>,
250 <&cru HCLK_OTG>,
251 <&cru SCLK_OTG_ADP>;
256 clocks = <&cru HCLK_SDMMC>,
257 <&cru SCLK_SDMMC>;
[all …]
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Drk3288.dtsi7 #include <dt-bindings/clock/rk3288-cru.h>
61 resets = <&cru SRST_CORE0>;
65 clocks = <&cru ARMCLK>;
72 resets = <&cru SRST_CORE1>;
76 clocks = <&cru ARMCLK>;
83 resets = <&cru SRST_CORE2>;
87 clocks = <&cru ARMCLK>;
94 resets = <&cru SRST_CORE3>;
98 clocks = <&cru ARMCLK>;
171 clocks = <&cru ACLK_DMAC2>;
[all …]
Drk322x.dtsi7 #include <dt-bindings/clock/rk3228-cru.h>
31 resets = <&cru SRST_CORE0>;
35 clocks = <&cru ARMCLK>;
43 resets = <&cru SRST_CORE1>;
53 resets = <&cru SRST_CORE2>;
63 resets = <&cru SRST_CORE3>;
111 clocks = <&cru ACLK_DMAC>;
157 clocks = <&cru SCLK_I2S1>, <&cru HCLK_I2S1_8CH>;
170 clocks = <&cru SCLK_I2S0>, <&cru HCLK_I2S0_8CH>;
180 clocks = <&cru SCLK_SPDIF>, <&cru HCLK_SPDIF_8CH>;
[all …]
Drk3066a.dtsi9 #include <dt-bindings/clock/rk3066a-cru.h>
37 clocks = <&cru ARMCLK>;
69 clocks = <&cru ACLK_LCDC0>,
70 <&cru DCLK_LCDC0>,
71 <&cru HCLK_LCDC0>;
74 resets = <&cru SRST_LCDC0_AXI>,
75 <&cru SRST_LCDC0_AHB>,
76 <&cru SRST_LCDC0_DCLK>;
95 clocks = <&cru ACLK_LCDC1>,
96 <&cru DCLK_LCDC1>,
[all …]
Drk3xxx.dtsi49 clocks = <&cru ACLK_DMA1>;
61 clocks = <&cru ACLK_DMA1>;
74 clocks = <&cru ACLK_DMA2>;
89 clocks = <&cru ACLK_GPU>, <&cru ACLK_GPU>;
91 assigned-clocks = <&cru ACLK_GPU>;
93 resets = <&cru SRST_GPU>;
113 clocks = <&cru CORE_PERI>;
127 clocks = <&cru CORE_PERI>;
145 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
156 clocks = <&cru SCLK_UART1>, <&cru PCLK_UART1>;
[all …]
Drk3036.dtsi7 #include <dt-bindings/clock/rk3036-cru.h>
40 resets = <&cru SRST_CORE0>;
46 clocks = <&cru ARMCLK>;
53 resets = <&cru SRST_CORE1>;
71 clocks = <&cru ACLK_DMAC2>;
129 assigned-clocks = <&cru SCLK_GPU>;
131 clocks = <&cru SCLK_GPU>, <&cru SCLK_GPU>;
133 resets = <&cru SRST_GPU>;
141 clocks = <&cru ACLK_LCDC>, <&cru SCLK_LCDC>, <&cru HCLK_LCDC>;
143 resets = <&cru SRST_LCDC1_A>, <&cru SRST_LCDC1_H>, <&cru SRST_LCDC1_D>;
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/net/
Drockchip-dwmac.txt20 - clocks: <&cru SCLK_MAC>: clock selector for main clock, from PLL or PHY.
21 <&cru SCLK_MAC_PLL>: PLL clock for SCLK_MAC
22 <&cru SCLK_MAC_RX>: clock gate for RX
23 <&cru SCLK_MAC_TX>: clock gate for TX
24 <&cru SCLK_MACREF>: clock gate for RMII referce clock
25 <&cru SCLK_MACREF_OUT> clock gate for RMII reference clock output
26 <&cru ACLK_GMAC>: AXI clock gate for GMAC
27 <&cru PCLK_GMAC>: APB clock gate for GMAC
38 - assigned-clocks: main clock, should be <&cru SCLK_MAC>;
40 can be <&ext_gmac> or <&cru SCLK_MAC_PLL>.
[all …]

12345678910>>...16