Home
last modified time | relevance | path

Searched full:dpaux (Results 1 – 25 of 53) sorted by relevance

123

/kernel/linux/linux-6.6/drivers/gpu/drm/tegra/
Ddpaux.c26 #include "dpaux.h"
76 static inline u32 tegra_dpaux_readl(struct tegra_dpaux *dpaux, in tegra_dpaux_readl() argument
79 u32 value = readl(dpaux->regs + (offset << 2)); in tegra_dpaux_readl()
81 trace_dpaux_readl(dpaux->dev, offset, value); in tegra_dpaux_readl()
86 static inline void tegra_dpaux_writel(struct tegra_dpaux *dpaux, in tegra_dpaux_writel() argument
89 trace_dpaux_writel(dpaux->dev, offset, value); in tegra_dpaux_writel()
90 writel(value, dpaux->regs + (offset << 2)); in tegra_dpaux_writel()
93 static void tegra_dpaux_write_fifo(struct tegra_dpaux *dpaux, const u8 *buffer, in tegra_dpaux_write_fifo() argument
105 tegra_dpaux_writel(dpaux, value, DPAUX_DP_AUXDATA_WRITE(i)); in tegra_dpaux_write_fifo()
109 static void tegra_dpaux_read_fifo(struct tegra_dpaux *dpaux, u8 *buffer, in tegra_dpaux_read_fifo() argument
[all …]
DMakefile22 dpaux.o \
/kernel/linux/linux-5.10/drivers/gpu/drm/tegra/
Ddpaux.c25 #include "dpaux.h"
75 static inline u32 tegra_dpaux_readl(struct tegra_dpaux *dpaux, in tegra_dpaux_readl() argument
78 u32 value = readl(dpaux->regs + (offset << 2)); in tegra_dpaux_readl()
80 trace_dpaux_readl(dpaux->dev, offset, value); in tegra_dpaux_readl()
85 static inline void tegra_dpaux_writel(struct tegra_dpaux *dpaux, in tegra_dpaux_writel() argument
88 trace_dpaux_writel(dpaux->dev, offset, value); in tegra_dpaux_writel()
89 writel(value, dpaux->regs + (offset << 2)); in tegra_dpaux_writel()
92 static void tegra_dpaux_write_fifo(struct tegra_dpaux *dpaux, const u8 *buffer, in tegra_dpaux_write_fifo() argument
104 tegra_dpaux_writel(dpaux, value, DPAUX_DP_AUXDATA_WRITE(i)); in tegra_dpaux_write_fifo()
108 static void tegra_dpaux_read_fifo(struct tegra_dpaux *dpaux, u8 *buffer, in tegra_dpaux_read_fifo() argument
[all …]
DMakefile19 dpaux.o \
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra124-dpaux.yaml4 $id: http://devicetree.org/schemas/display/tegra/nvidia,tegra124-dpaux.yaml#
14 The Tegra Display Port Auxiliary (DPAUX) pad controller manages two
15 pins which can be assigned to either the DPAUX channel or to an I2C
18 When configured for DisplayPort AUX operation, the DPAUX controller
24 pattern: "^dpaux@[0-9a-f]+$"
29 - nvidia,tegra124-dpaux
30 - nvidia,tegra210-dpaux
31 - nvidia,tegra186-dpaux
32 - nvidia,tegra194-dpaux
35 - const: nvidia,tegra132-dpaux
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dnvidia,tegra124-dpaux-padctl.txt1 Device tree binding for NVIDIA Tegra DPAUX pad controller
4 The Tegra Display Port Auxiliary (DPAUX) pad controller manages two pins
5 which can be assigned to either the DPAUX channel or to an I2C
8 This document defines the device-specific binding for the DPAUX pad
12 details on the DPAUX binding.
21 needed to describe the pin mux'ing options for the DPAUX pads.
27 - groups: Must be "dpaux-io"
33 dpaux@545c0000 {
37 groups = "dpaux-io";
42 groups = "dpaux-io";
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/nvidia/
Dtegra194-p2972-0000.dts126 dpaux@155c0000 {
130 dpaux@155d0000 {
134 dpaux@155e0000 {
145 nvidia,dpaux = <&dpaux0>;
155 nvidia,dpaux = <&dpaux1>;
Dtegra194.dtsi1405 dpaux0: dpaux@155c0000 {
1406 compatible = "nvidia,tegra194-dpaux";
1411 clock-names = "dpaux", "parent";
1413 reset-names = "dpaux";
1419 groups = "dpaux-io";
1424 groups = "dpaux-io";
1429 groups = "dpaux-io";
1439 dpaux1: dpaux@155d0000 {
1440 compatible = "nvidia,tegra194-dpaux";
1445 clock-names = "dpaux", "parent";
[all …]
Dtegra186-p2771-0000.dts249 dpaux@15040000 {
268 nvidia,dpaux = <&dpaux>;
283 dpaux@155c0000 {
Dtegra210.dtsi106 dpaux1: dpaux@54040000 {
107 compatible = "nvidia,tegra210-dpaux";
112 clock-names = "dpaux", "parent";
114 reset-names = "dpaux";
119 groups = "dpaux-io";
124 groups = "dpaux-io";
129 groups = "dpaux-io";
329 dpaux: dpaux@545c0000 { label
330 compatible = "nvidia,tegra210-dpaux";
335 clock-names = "dpaux", "parent";
[all …]
Dtegra186.dtsi1177 dpaux1: dpaux@15040000 {
1178 compatible = "nvidia,tegra186-dpaux";
1183 clock-names = "dpaux", "parent";
1185 reset-names = "dpaux";
1191 groups = "dpaux-io";
1196 groups = "dpaux-io";
1201 groups = "dpaux-io";
1388 dpaux: dpaux@155c0000 { label
1389 compatible = "nvidia,tegra186-dpaux";
1394 clock-names = "dpaux", "parent";
[all …]
Dtegra194-p3509-0000+p3668-0000.dts112 dpaux@155c0000 {
116 dpaux@155d0000 {
127 nvidia,dpaux = <&dpaux0>;
Dtegra210-p3450-0000.dts63 dpaux@54040000 {
84 nvidia,dpaux = <&dpaux>;
100 dpaux@545c0000 {
Dtegra132-norrin.dts45 nvidia,dpaux = <&dpaux>;
49 dpaux: dpaux@545c0000 { label
1059 ddc-i2c-bus = <&dpaux>;
Dtegra132.dtsi154 dpaux: dpaux@545c0000 { label
155 compatible = "nvidia,tegra124-dpaux";
160 clock-names = "dpaux", "parent";
162 reset-names = "dpaux";
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/display/tegra/
Dnvidia,tegra20-host1x.txt310 - nvidia,dpaux: phandle to a DispayPort AUX interface
312 - dpaux: DisplayPort AUX interface
314 - "nvidia,tegra124-dpaux": for Tegra124 and Tegra132
315 - "nvidia,tegra210-dpaux": for Tegra210
321 - dpaux: clock input for the DPAUX hardware
326 - dpaux
332 See ../pinctrl/nvidia,tegra124-dpaux-padctl.txt for information
333 regarding the DPAUX pad controller bindings.
/kernel/linux/linux-6.6/arch/arm64/boot/dts/nvidia/
Dtegra194.dtsi2105 dpaux0: dpaux@155c0000 {
2106 compatible = "nvidia,tegra194-dpaux";
2111 clock-names = "dpaux", "parent";
2113 reset-names = "dpaux";
2119 groups = "dpaux-io";
2124 groups = "dpaux-io";
2129 groups = "dpaux-io";
2139 dpaux1: dpaux@155d0000 {
2140 compatible = "nvidia,tegra194-dpaux";
2145 clock-names = "dpaux", "parent";
[all …]
Dtegra210.dtsi106 dpaux1: dpaux@54040000 {
107 compatible = "nvidia,tegra210-dpaux";
112 clock-names = "dpaux", "parent";
114 reset-names = "dpaux";
119 groups = "dpaux-io";
124 groups = "dpaux-io";
129 groups = "dpaux-io";
340 dpaux: dpaux@545c0000 { label
341 compatible = "nvidia,tegra210-dpaux";
346 clock-names = "dpaux", "parent";
[all …]
Dtegra186.dtsi1534 dpaux1: dpaux@15040000 {
1535 compatible = "nvidia,tegra186-dpaux";
1540 clock-names = "dpaux", "parent";
1542 reset-names = "dpaux";
1548 groups = "dpaux-io";
1553 groups = "dpaux-io";
1558 groups = "dpaux-io";
1791 dpaux: dpaux@155c0000 { label
1792 compatible = "nvidia,tegra186-dpaux";
1797 clock-names = "dpaux", "parent";
[all …]
Dtegra186-p3509-0000+p3636-0001.dts792 dpaux@15040000 {
811 nvidia,dpaux = <&dpaux>;
827 dpaux@155c0000 {
Dtegra132-norrin.dts45 nvidia,dpaux = <&dpaux>;
49 dpaux: dpaux@545c0000 { label
1057 ddc-i2c-bus = <&dpaux>;
Dtegra132.dtsi156 dpaux: dpaux@545c0000 { label
157 compatible = "nvidia,tegra124-dpaux";
162 clock-names = "dpaux", "parent";
164 reset-names = "dpaux";
/kernel/linux/linux-6.6/arch/arm/boot/dts/nvidia/
Dtegra124-nyan-big-fhd.dts9 dpaux@545c0000 {
Dtegra124.dtsi195 dpaux: dpaux@545c0000 { label
196 compatible = "nvidia,tegra124-dpaux";
201 clock-names = "dpaux", "parent";
203 reset-names = "dpaux";
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dtegra124.dtsi171 dpaux: dpaux@545c0000 { label
172 compatible = "nvidia,tegra124-dpaux";
177 clock-names = "dpaux", "parent";
179 reset-names = "dpaux";

123