Home
last modified time | relevance | path

Searched +full:edma2 +full:- +full:err (Results 1 – 7 of 7) sorted by relevance

/kernel/linux/linux-5.10/Documentation/devicetree/bindings/dma/
Dfsl-edma.txt3 The eDMA channels have multiplex capability by programmble memory-mapped
10 - compatible :
11 - "fsl,vf610-edma" for eDMA used similar to that on Vybrid vf610 SoC
12 - "fsl,imx7ulp-edma" for eDMA2 used similar to that on i.mx7ulp
13 - "fsl,ls1028a-edma" followed by "fsl,vf610-edma" for eDMA used on the
15 - reg : Specifies base physical address(s) and size of the eDMA registers.
19 - interrupts : A list of interrupt-specifiers, one for each entry in
20 interrupt-names on vf610 similar SoC. But for i.mx7ulp per channel
22 error interrupt(located in the last), no interrupt-names list on
24 - #dma-cells : Must be <2>.
[all …]
/kernel/linux/linux-5.10/drivers/dma/
Dfsl-edma.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/dma/fsl-edma.c
5 * Copyright 2013-2014 Freescale Semiconductor, Inc.
21 #include "fsl-edma-common.h"
27 vchan_synchronize(&fsl_chan->vchan); in fsl_edma_synchronize()
34 struct edma_regs *regs = &fsl_edma->regs; in fsl_edma_tx_handler()
37 intr = edma_readl(fsl_edma, regs->intl); in fsl_edma_tx_handler()
41 for (ch = 0; ch < fsl_edma->n_chans; ch++) { in fsl_edma_tx_handler()
43 edma_writeb(fsl_edma, EDMA_CINT_CINT(ch), regs->cint); in fsl_edma_tx_handler()
45 fsl_chan = &fsl_edma->chans[ch]; in fsl_edma_tx_handler()
[all …]
/kernel/linux/linux-6.6/Documentation/devicetree/bindings/dma/
Dfsl,edma.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 memory-mapped registers. channels are split into two groups, called
16 - Peng Fan <peng.fan@nxp.com>
21 - enum:
22 - fsl,vf610-edma
23 - fsl,imx7ulp-edma
24 - fsl,imx8qm-adma
25 - fsl,imx8qm-edma
[all …]
/kernel/linux/linux-6.6/drivers/dma/
Dfsl-edma-main.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/dma/fsl-edma.c
5 * Copyright 2013-2014 Freescale Semiconductor, Inc.
12 #include <dt-bindings/dma/fsl-edma.h>
22 #include <linux/dma-mapping.h>
26 #include "fsl-edma-common.h"
32 vchan_synchronize(&fsl_chan->vchan); in fsl_edma_synchronize()
39 struct edma_regs *regs = &fsl_edma->regs; in fsl_edma_tx_handler()
41 intr = edma_readl(fsl_edma, regs->intl); in fsl_edma_tx_handler()
45 for (ch = 0; ch < fsl_edma->n_chans; ch++) { in fsl_edma_tx_handler()
[all …]
/kernel/linux/linux-6.6/drivers/clk/imx/
Dclk-imx93.c1 // SPDX-License-Identifier: GPL-2.0
6 #include <linux/clk-provider.h>
7 #include <linux/err.h>
14 #include <dt-bindings/clock/imx93-clock.h>
175 { IMX93_CLK_EDMA2_GATE, "edma2", "wakeup_axi_root", 0x8580, },
262 struct device *dev = &pdev->dev; in imx93_clocks_probe()
263 struct device_node *np = dev->of_node; in imx93_clocks_probe()
272 return -ENOMEM; in imx93_clocks_probe()
274 clk_hw_data->num = IMX93_CLK_END; in imx93_clocks_probe()
275 clks = clk_hw_data->hws; in imx93_clocks_probe()
[all …]
/kernel/linux/patches/linux-5.10/imx8mm_patch/patches/drivers/
D0017_linux_drivers_dma_dmabuf.patch7 Change-Id: Id353bb3186aa6ec13d1725e87d45094eafef8461
9 diff --git a/drivers/dma-buf/dma-buf.c b/drivers/dma-buf/dma-buf.c
11 --- a/drivers/dma-buf/dma-buf.c
12 +++ b/drivers/dma-buf/dma-buf.c
13 @@ -377,6 +377,36 @@ static long dma_buf_ioctl(struct file *file,
14 dmabuf = file->private_data;
24 + return -EFAULT;
33 + return -EFAULT;
38 + phys = sg_dma_address(sgt->sgl);
44 + return -EFAULT;
[all …]
/kernel/linux/linux-6.6/drivers/accel/habanalabs/gaudi2/
Dgaudi2.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright 2020-2022 HabanaLabs, Ltd.
45 * since the code already has built-in support for binning of up to MAX_FAULTY_TPCS TPCs
127 #define GAUDI2_PMMU_SPI_SEI_ENABLE_MASK GENMASK(GAUDI2_NUM_OF_MMU_SPI_SEI_CAUSE - 2, 0)
128 #define GAUDI2_HMMU_SPI_SEI_ENABLE_MASK GENMASK(GAUDI2_NUM_OF_MMU_SPI_SEI_CAUSE - 1, 0)
132 #define GAUDI2_VDEC_MSIX_ENTRIES (GAUDI2_IRQ_NUM_SHARED_DEC1_ABNRM - \
135 #define ENGINE_ID_DCORE_OFFSET (GAUDI2_DCORE1_ENGINE_ID_EDMA_0 - GAUDI2_DCORE0_ENGINE_ID_EDMA_0)
165 /* HW scrambles only bits 0-25 */
287 GAUDI2_DCORE1_ENGINE_ID_EDMA_0, "EDMA2"},
903 "wap sei (wbc axi err)",
[all …]